1 | /* $Id: bs3-cpu-generated-1.h 67072 2017-05-25 08:26:51Z vboxsync $ */
|
---|
2 | /** @file
|
---|
3 | * BS3Kit - bs3-cpu-generated-1, common header file.
|
---|
4 | */
|
---|
5 |
|
---|
6 | /*
|
---|
7 | * Copyright (C) 2007-2016 Oracle Corporation
|
---|
8 | *
|
---|
9 | * This file is part of VirtualBox Open Source Edition (OSE), as
|
---|
10 | * available from http://www.virtualbox.org. This file is free software;
|
---|
11 | * you can redistribute it and/or modify it under the terms of the GNU
|
---|
12 | * General Public License (GPL) as published by the Free Software
|
---|
13 | * Foundation, in version 2 as it comes in the "COPYING" file of the
|
---|
14 | * VirtualBox OSE distribution. VirtualBox OSE is distributed in the
|
---|
15 | * hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
|
---|
16 | *
|
---|
17 | * The contents of this file may alternatively be used under the terms
|
---|
18 | * of the Common Development and Distribution License Version 1.0
|
---|
19 | * (CDDL) only, as it comes in the "COPYING.CDDL" file of the
|
---|
20 | * VirtualBox OSE distribution, in which case the provisions of the
|
---|
21 | * CDDL are applicable instead of those of the GPL.
|
---|
22 | *
|
---|
23 | * You may elect to license modified versions of this file under the
|
---|
24 | * terms and conditions of either the GPL or the CDDL or both.
|
---|
25 | */
|
---|
26 |
|
---|
27 |
|
---|
28 | #ifndef ___bs3_cpu_generated_1_h___
|
---|
29 | #define ___bs3_cpu_generated_1_h___
|
---|
30 |
|
---|
31 | #include <bs3kit.h>
|
---|
32 | #include <iprt/assert.h>
|
---|
33 |
|
---|
34 |
|
---|
35 | /**
|
---|
36 | * Operand details.
|
---|
37 | *
|
---|
38 | * Currently simply using the encoding from the reference manuals.
|
---|
39 | */
|
---|
40 | typedef enum BS3CG1OP
|
---|
41 | {
|
---|
42 | BS3CG1OP_INVALID = 0,
|
---|
43 |
|
---|
44 | BS3CG1OP_Eb,
|
---|
45 | BS3CG1OP_Ed,
|
---|
46 | BS3CG1OP_Ed_WO,
|
---|
47 | BS3CG1OP_Eq,
|
---|
48 | BS3CG1OP_Eq_WO,
|
---|
49 | BS3CG1OP_Ev,
|
---|
50 | BS3CG1OP_Qq,
|
---|
51 | BS3CG1OP_Qq_WO,
|
---|
52 | BS3CG1OP_Wss,
|
---|
53 | BS3CG1OP_Wss_WO,
|
---|
54 | BS3CG1OP_Wsd,
|
---|
55 | BS3CG1OP_Wsd_WO,
|
---|
56 | BS3CG1OP_Wps,
|
---|
57 | BS3CG1OP_Wps_WO,
|
---|
58 | BS3CG1OP_Wpd,
|
---|
59 | BS3CG1OP_Wpd_WO,
|
---|
60 | BS3CG1OP_Wdq,
|
---|
61 | BS3CG1OP_Wdq_WO,
|
---|
62 | BS3CG1OP_Wq,
|
---|
63 | BS3CG1OP_Wq_WO,
|
---|
64 | BS3CG1OP_WqZxReg_WO,
|
---|
65 | BS3CG1OP_Wx,
|
---|
66 | BS3CG1OP_Wx_WO,
|
---|
67 |
|
---|
68 | BS3CG1OP_Gb,
|
---|
69 | BS3CG1OP_Gv,
|
---|
70 | BS3CG1OP_Gv_RO,
|
---|
71 | BS3CG1OP_HssHi,
|
---|
72 | BS3CG1OP_HsdHi,
|
---|
73 | BS3CG1OP_HqHi,
|
---|
74 | BS3CG1OP_Nq,
|
---|
75 | BS3CG1OP_Pd,
|
---|
76 | BS3CG1OP_PdZx_WO,
|
---|
77 | BS3CG1OP_Pq,
|
---|
78 | BS3CG1OP_Pq_WO,
|
---|
79 | BS3CG1OP_Uq,
|
---|
80 | BS3CG1OP_UqHi,
|
---|
81 | BS3CG1OP_Uss,
|
---|
82 | BS3CG1OP_Uss_WO,
|
---|
83 | BS3CG1OP_Usd,
|
---|
84 | BS3CG1OP_Usd_WO,
|
---|
85 | BS3CG1OP_Vd,
|
---|
86 | BS3CG1OP_Vd_WO,
|
---|
87 | BS3CG1OP_VdZx_WO,
|
---|
88 | BS3CG1OP_Vss,
|
---|
89 | BS3CG1OP_Vss_WO,
|
---|
90 | BS3CG1OP_VssZx_WO,
|
---|
91 | BS3CG1OP_Vsd,
|
---|
92 | BS3CG1OP_Vsd_WO,
|
---|
93 | BS3CG1OP_VsdZx_WO,
|
---|
94 | BS3CG1OP_Vps,
|
---|
95 | BS3CG1OP_Vps_WO,
|
---|
96 | BS3CG1OP_Vpd,
|
---|
97 | BS3CG1OP_Vpd_WO,
|
---|
98 | BS3CG1OP_Vq,
|
---|
99 | BS3CG1OP_Vq_WO,
|
---|
100 | BS3CG1OP_Vdq,
|
---|
101 | BS3CG1OP_Vdq_WO,
|
---|
102 | BS3CG1OP_VqHi,
|
---|
103 | BS3CG1OP_VqHi_WO,
|
---|
104 | BS3CG1OP_VqZx_WO,
|
---|
105 | BS3CG1OP_Vx,
|
---|
106 | BS3CG1OP_Vx_WO,
|
---|
107 |
|
---|
108 | BS3CG1OP_Ib,
|
---|
109 | BS3CG1OP_Iz,
|
---|
110 |
|
---|
111 | BS3CG1OP_AL,
|
---|
112 | BS3CG1OP_rAX,
|
---|
113 |
|
---|
114 | BS3CG1OP_Ma,
|
---|
115 | BS3CG1OP_Mb_RO,
|
---|
116 | BS3CG1OP_Md,
|
---|
117 | BS3CG1OP_Md_RO,
|
---|
118 | BS3CG1OP_Md_WO,
|
---|
119 | BS3CG1OP_Mdq,
|
---|
120 | BS3CG1OP_Mdq_WO,
|
---|
121 | BS3CG1OP_Mq,
|
---|
122 | BS3CG1OP_Mq_WO,
|
---|
123 | BS3CG1OP_Mps_WO,
|
---|
124 | BS3CG1OP_Mpd_WO,
|
---|
125 | BS3CG1OP_Mx,
|
---|
126 | BS3CG1OP_Mx_WO,
|
---|
127 |
|
---|
128 | BS3CG1OP_END
|
---|
129 | } BS3CG1OP;
|
---|
130 | /** Pointer to a const operand enum. */
|
---|
131 | typedef const BS3CG1OP BS3_FAR *PCBS3CG1OP;
|
---|
132 |
|
---|
133 |
|
---|
134 | /**
|
---|
135 | * Instruction encoding format.
|
---|
136 | *
|
---|
137 | * This duplicates some of the info in the operand array, however it makes it
|
---|
138 | * easier to figure out encoding variations.
|
---|
139 | */
|
---|
140 | typedef enum BS3CG1ENC
|
---|
141 | {
|
---|
142 | BS3CG1ENC_INVALID = 0,
|
---|
143 |
|
---|
144 | BS3CG1ENC_MODRM_Eb_Gb,
|
---|
145 | BS3CG1ENC_MODRM_Ev_Gv,
|
---|
146 | BS3CG1ENC_MODRM_Ed_WO_Pd_WZ,
|
---|
147 | BS3CG1ENC_MODRM_Eq_WO_Pq_WNZ,
|
---|
148 | BS3CG1ENC_MODRM_Ed_WO_Vd_WZ,
|
---|
149 | BS3CG1ENC_MODRM_Eq_WO_Vq_WNZ,
|
---|
150 | BS3CG1ENC_MODRM_Pq_WO_Qq,
|
---|
151 | BS3CG1ENC_MODRM_Wss_WO_Vss,
|
---|
152 | BS3CG1ENC_MODRM_Wsd_WO_Vsd,
|
---|
153 | BS3CG1ENC_MODRM_Wps_WO_Vps,
|
---|
154 | BS3CG1ENC_MODRM_Wpd_WO_Vpd,
|
---|
155 | BS3CG1ENC_MODRM_WqZxReg_WO_Vq,
|
---|
156 |
|
---|
157 | BS3CG1ENC_MODRM_Gb_Eb,
|
---|
158 | BS3CG1ENC_MODRM_Gv_Ev,
|
---|
159 | BS3CG1ENC_MODRM_Gv_RO_Ma, /**< bound instruction */
|
---|
160 | BS3CG1ENC_MODRM_Pq_WO_Uq,
|
---|
161 | BS3CG1ENC_MODRM_PdZx_WO_Ed_WZ,
|
---|
162 | BS3CG1ENC_MODRM_Pq_WO_Eq_WNZ,
|
---|
163 | BS3CG1ENC_MODRM_VdZx_WO_Ed_WZ,
|
---|
164 | BS3CG1ENC_MODRM_Vq_WO_UqHi,
|
---|
165 | BS3CG1ENC_MODRM_Vq_WO_Mq,
|
---|
166 | BS3CG1ENC_MODRM_VqHi_WO_Uq,
|
---|
167 | BS3CG1ENC_MODRM_VqHi_WO_Mq,
|
---|
168 | BS3CG1ENC_MODRM_VqZx_WO_Eq_WNZ,
|
---|
169 | BS3CG1ENC_MODRM_Vdq_WO_Mdq,
|
---|
170 | BS3CG1ENC_MODRM_Vdq_WO_Wdq,
|
---|
171 | BS3CG1ENC_MODRM_Vpd_WO_Wpd,
|
---|
172 | BS3CG1ENC_MODRM_Vps_WO_Wps,
|
---|
173 | BS3CG1ENC_MODRM_VssZx_WO_Wss,
|
---|
174 | BS3CG1ENC_MODRM_VsdZx_WO_Wsd,
|
---|
175 | BS3CG1ENC_MODRM_VqZx_WO_Wq,
|
---|
176 | BS3CG1ENC_MODRM_VqZx_WO_Nq,
|
---|
177 | BS3CG1ENC_MODRM_Mb_RO,
|
---|
178 | BS3CG1ENC_MODRM_Md_RO,
|
---|
179 | BS3CG1ENC_MODRM_Md_WO,
|
---|
180 | BS3CG1ENC_MODRM_Mdq_WO_Vdq,
|
---|
181 | BS3CG1ENC_MODRM_Mq_WO_Pq,
|
---|
182 | BS3CG1ENC_MODRM_Mq_WO_Vq,
|
---|
183 | BS3CG1ENC_MODRM_Mq_WO_VqHi,
|
---|
184 | BS3CG1ENC_MODRM_Mps_WO_Vps,
|
---|
185 | BS3CG1ENC_MODRM_Mpd_WO_Vpd,
|
---|
186 |
|
---|
187 | BS3CG1ENC_VEX_MODRM_Vd_WO_Ed_WZ,
|
---|
188 | BS3CG1ENC_VEX_MODRM_Vps_WO_Wps,
|
---|
189 | BS3CG1ENC_VEX_MODRM_Vpd_WO_Wpd,
|
---|
190 | BS3CG1ENC_VEX_MODRM_Vss_WO_HssHi_Uss,
|
---|
191 | BS3CG1ENC_VEX_MODRM_Vsd_WO_HsdHi_Usd,
|
---|
192 | BS3CG1ENC_VEX_MODRM_Vq_WO_Eq_WNZ,
|
---|
193 | BS3CG1ENC_VEX_MODRM_Vq_WO_HqHi_UqHi,
|
---|
194 | BS3CG1ENC_VEX_MODRM_Vq_WO_HqHi_Mq,
|
---|
195 | BS3CG1ENC_VEX_MODRM_Vq_WO_Wq,
|
---|
196 | BS3CG1ENC_VEX_MODRM_VssZx_WO_Md,
|
---|
197 | BS3CG1ENC_VEX_MODRM_VsdZx_WO_Mq,
|
---|
198 | BS3CG1ENC_VEX_MODRM_Vx_WO_Mx_L0,
|
---|
199 | BS3CG1ENC_VEX_MODRM_Vx_WO_Mx_L1,
|
---|
200 | BS3CG1ENC_VEX_MODRM_Vx_WO_Wx,
|
---|
201 | BS3CG1ENC_VEX_MODRM_Ed_WO_Vd_WZ,
|
---|
202 | BS3CG1ENC_VEX_MODRM_Eq_WO_Vq_WNZ,
|
---|
203 | BS3CG1ENC_VEX_MODRM_Md_WO,
|
---|
204 | BS3CG1ENC_VEX_MODRM_Mq_WO_Vq,
|
---|
205 | BS3CG1ENC_VEX_MODRM_Md_WO_Vss,
|
---|
206 | BS3CG1ENC_VEX_MODRM_Mq_WO_Vsd,
|
---|
207 | BS3CG1ENC_VEX_MODRM_Mps_WO_Vps,
|
---|
208 | BS3CG1ENC_VEX_MODRM_Mpd_WO_Vpd,
|
---|
209 | BS3CG1ENC_VEX_MODRM_Mx_WO_Vx,
|
---|
210 | BS3CG1ENC_VEX_MODRM_Uss_WO_HssHi_Vss,
|
---|
211 | BS3CG1ENC_VEX_MODRM_Usd_WO_HsdHi_Vsd,
|
---|
212 | BS3CG1ENC_VEX_MODRM_Wps_WO_Vps,
|
---|
213 | BS3CG1ENC_VEX_MODRM_Wpd_WO_Vpd,
|
---|
214 | BS3CG1ENC_VEX_MODRM_Wq_WO_Vq,
|
---|
215 | BS3CG1ENC_VEX_MODRM_Wx_WO_Vx,
|
---|
216 |
|
---|
217 | BS3CG1ENC_FIXED,
|
---|
218 | BS3CG1ENC_FIXED_AL_Ib,
|
---|
219 | BS3CG1ENC_FIXED_rAX_Iz,
|
---|
220 |
|
---|
221 |
|
---|
222 | BS3CG1ENC_MODRM_MOD_EQ_3, /**< Unused or invalid instruction. */
|
---|
223 | BS3CG1ENC_MODRM_MOD_NE_3, /**< Unused or invalid instruction. */
|
---|
224 | //BS3CG1ENC_VEX_FIXED, /**< Unused or invalid instruction. */
|
---|
225 | BS3CG1ENC_VEX_MODRM_MOD_EQ_3, /**< Unused or invalid instruction. */
|
---|
226 | BS3CG1ENC_VEX_MODRM_MOD_NE_3, /**< Unused or invalid instruction. */
|
---|
227 | BS3CG1ENC_VEX_MODRM, /**< Unused or invalid instruction. */
|
---|
228 |
|
---|
229 | BS3CG1ENC_END
|
---|
230 | } BS3CG1ENC;
|
---|
231 |
|
---|
232 |
|
---|
233 | /**
|
---|
234 | * Prefix sensitivitiy kind.
|
---|
235 | */
|
---|
236 | typedef enum BS3CG1PFXKIND
|
---|
237 | {
|
---|
238 | BS3CG1PFXKIND_INVALID = 0,
|
---|
239 |
|
---|
240 | BS3CG1PFXKIND_NO_F2_F3_66, /**< No 66, F2 or F3 prefixes allowed as that would alter the meaning. */
|
---|
241 | BS3CG1PFXKIND_REQ_F2, /**< Requires F2 (REPNE) prefix as part of the instr encoding. */
|
---|
242 | BS3CG1PFXKIND_REQ_F3, /**< Requires F3 (REPE) prefix as part of the instr encoding. */
|
---|
243 | BS3CG1PFXKIND_REQ_66, /**< Requires 66 (OP SIZE) prefix as part of the instr encoding. */
|
---|
244 |
|
---|
245 | /** @todo more work to be done here... */
|
---|
246 | BS3CG1PFXKIND_MODRM,
|
---|
247 | BS3CG1PFXKIND_MODRM_NO_OP_SIZES,
|
---|
248 |
|
---|
249 | BS3CG1PFXKIND_END
|
---|
250 | } BS3CG1PFXKIND;
|
---|
251 |
|
---|
252 | /**
|
---|
253 | * CPU selection or CPU ID.
|
---|
254 | */
|
---|
255 | typedef enum BS3CG1CPU
|
---|
256 | {
|
---|
257 | /** Works with an CPU. */
|
---|
258 | BS3CG1CPU_ANY = 0,
|
---|
259 | BS3CG1CPU_GE_80186,
|
---|
260 | BS3CG1CPU_GE_80286,
|
---|
261 | BS3CG1CPU_GE_80386,
|
---|
262 | BS3CG1CPU_GE_80486,
|
---|
263 | BS3CG1CPU_GE_Pentium,
|
---|
264 |
|
---|
265 | BS3CG1CPU_MMX,
|
---|
266 | BS3CG1CPU_SSE,
|
---|
267 | BS3CG1CPU_SSE2,
|
---|
268 | BS3CG1CPU_SSE3,
|
---|
269 | BS3CG1CPU_SSE4_1,
|
---|
270 | BS3CG1CPU_AVX,
|
---|
271 | BS3CG1CPU_AVX2,
|
---|
272 | BS3CG1CPU_CLFSH,
|
---|
273 | BS3CG1CPU_CLFLUSHOPT,
|
---|
274 |
|
---|
275 | BS3CG1CPU_END
|
---|
276 | } BS3CG1CPU;
|
---|
277 |
|
---|
278 |
|
---|
279 | /**
|
---|
280 | * SSE & AVX exception types.
|
---|
281 | */
|
---|
282 | typedef enum BS3CG1XCPTTYPE
|
---|
283 | {
|
---|
284 | BS3CG1XCPTTYPE_NONE = 0,
|
---|
285 | /* SSE: */
|
---|
286 | BS3CG1XCPTTYPE_1,
|
---|
287 | BS3CG1XCPTTYPE_2,
|
---|
288 | BS3CG1XCPTTYPE_3,
|
---|
289 | BS3CG1XCPTTYPE_4,
|
---|
290 | BS3CG1XCPTTYPE_4UA,
|
---|
291 | BS3CG1XCPTTYPE_5,
|
---|
292 | BS3CG1XCPTTYPE_5LZ,
|
---|
293 | BS3CG1XCPTTYPE_6,
|
---|
294 | BS3CG1XCPTTYPE_7,
|
---|
295 | BS3CG1XCPTTYPE_7LZ,
|
---|
296 | BS3CG1XCPTTYPE_8,
|
---|
297 | BS3CG1XCPTTYPE_11,
|
---|
298 | BS3CG1XCPTTYPE_12,
|
---|
299 | /* EVEX: */
|
---|
300 | BS3CG1XCPTTYPE_E1,
|
---|
301 | BS3CG1XCPTTYPE_E1NF,
|
---|
302 | BS3CG1XCPTTYPE_E2,
|
---|
303 | BS3CG1XCPTTYPE_E3,
|
---|
304 | BS3CG1XCPTTYPE_E3NF,
|
---|
305 | BS3CG1XCPTTYPE_E4,
|
---|
306 | BS3CG1XCPTTYPE_E4NF,
|
---|
307 | BS3CG1XCPTTYPE_E5,
|
---|
308 | BS3CG1XCPTTYPE_E5NF,
|
---|
309 | BS3CG1XCPTTYPE_E6,
|
---|
310 | BS3CG1XCPTTYPE_E6NF,
|
---|
311 | BS3CG1XCPTTYPE_E7NF,
|
---|
312 | BS3CG1XCPTTYPE_E9,
|
---|
313 | BS3CG1XCPTTYPE_E9NF,
|
---|
314 | BS3CG1XCPTTYPE_E10,
|
---|
315 | BS3CG1XCPTTYPE_E11,
|
---|
316 | BS3CG1XCPTTYPE_E12,
|
---|
317 | BS3CG1XCPTTYPE_E12NF,
|
---|
318 | BS3CG1XCPTTYPE_END
|
---|
319 | } BS3CG1XCPTTYPE;
|
---|
320 | AssertCompile(BS3CG1XCPTTYPE_END <= 32);
|
---|
321 |
|
---|
322 |
|
---|
323 | /**
|
---|
324 | * Generated instruction info.
|
---|
325 | */
|
---|
326 | typedef struct BS3CG1INSTR
|
---|
327 | {
|
---|
328 | /** The opcode size. */
|
---|
329 | uint32_t cbOpcodes : 2;
|
---|
330 | /** The number of operands. */
|
---|
331 | uint32_t cOperands : 2;
|
---|
332 | /** The length of the mnemonic. */
|
---|
333 | uint32_t cchMnemonic : 4;
|
---|
334 | /** Whether to advance the mnemonic array pointer. */
|
---|
335 | uint32_t fAdvanceMnemonic : 1;
|
---|
336 | /** Offset into g_abBs3Cg1Tests of the first test. */
|
---|
337 | uint32_t offTests : 23;
|
---|
338 | /** BS3CG1ENC values. */
|
---|
339 | uint32_t enmEncoding : 10;
|
---|
340 | /** The VEX, EVEX or XOP opcode map number (VEX.mmmm). */
|
---|
341 | uint32_t uOpcodeMap : 4;
|
---|
342 | /** BS3CG1PFXKIND values. */
|
---|
343 | uint32_t enmPrefixKind : 4;
|
---|
344 | /** CPU test / CPU ID bit test (BS3CG1CPU). */
|
---|
345 | uint32_t enmCpuTest : 6;
|
---|
346 | /** Exception type (BS3CG1XCPTTYPE) */
|
---|
347 | uint32_t enmXcptType : 5;
|
---|
348 | /** Currently unused bits. */
|
---|
349 | uint32_t uUnused : 3;
|
---|
350 | /** BS3CG1INSTR_F_XXX. */
|
---|
351 | uint32_t fFlags;
|
---|
352 | } BS3CG1INSTR;
|
---|
353 | AssertCompileSize(BS3CG1INSTR, 12);
|
---|
354 | /** Pointer to a const instruction. */
|
---|
355 | typedef BS3CG1INSTR const BS3_FAR *PCBS3CG1INSTR;
|
---|
356 |
|
---|
357 |
|
---|
358 | /** @name BS3CG1INSTR_F_XXX
|
---|
359 | * @{ */
|
---|
360 | /** Defaults to SS rather than DS. */
|
---|
361 | #define BS3CG1INSTR_F_DEF_SS UINT32_C(0x00000001)
|
---|
362 | /** Invalid instruction in 64-bit mode. */
|
---|
363 | #define BS3CG1INSTR_F_INVALID_64BIT UINT32_C(0x00000002)
|
---|
364 | /** Unused instruction. */
|
---|
365 | #define BS3CG1INSTR_F_UNUSED UINT32_C(0x00000004)
|
---|
366 | /** Invalid instruction. */
|
---|
367 | #define BS3CG1INSTR_F_INVALID UINT32_C(0x00000008)
|
---|
368 | /** Only intel does full ModR/M(, ++) decoding for invalid instruction.
|
---|
369 | * Always used with BS3CG1INSTR_F_INVALID or BS3CG1INSTR_F_UNUSED. */
|
---|
370 | #define BS3CG1INSTR_F_INTEL_DECODES_INVALID UINT32_C(0x00000010)
|
---|
371 | /** VEX.L must be zero (IEMOPHINT_VEX_L_ZERO). */
|
---|
372 | #define BS3CG1INSTR_F_VEX_L_ZERO UINT32_C(0x00000020)
|
---|
373 | /** VEX.L is ignored (IEMOPHINT_VEX_L_IGNORED). */
|
---|
374 | #define BS3CG1INSTR_F_VEX_L_IGNORED UINT32_C(0x00000040)
|
---|
375 | /** @} */
|
---|
376 |
|
---|
377 |
|
---|
378 | /**
|
---|
379 | * Test header.
|
---|
380 | */
|
---|
381 | typedef struct BS3CG1TESTHDR
|
---|
382 | {
|
---|
383 | /** The size of the selector program in bytes.
|
---|
384 | * This is also the offset of the input context modification program. */
|
---|
385 | uint32_t cbSelector : 8;
|
---|
386 | /** The size of the input context modification program in bytes.
|
---|
387 | * This immediately follows the selector program. */
|
---|
388 | uint32_t cbInput : 12;
|
---|
389 | /** The size of the output context modification program in bytes.
|
---|
390 | * This immediately follows the input context modification program. The
|
---|
391 | * program takes the result of the input program as starting point. */
|
---|
392 | uint32_t cbOutput : 11;
|
---|
393 | /** Indicates whether this is the last test or not. */
|
---|
394 | uint32_t fLast : 1;
|
---|
395 | } BS3CG1TESTHDR;
|
---|
396 | AssertCompileSize(BS3CG1TESTHDR, 4);
|
---|
397 | /** Pointer to a const test header. */
|
---|
398 | typedef BS3CG1TESTHDR const BS3_FAR *PCBS3CG1TESTHDR;
|
---|
399 |
|
---|
400 | /** @name Opcode format for the BS3CG1 context modifier.
|
---|
401 | *
|
---|
402 | * Used by both the input and output context programs.
|
---|
403 | *
|
---|
404 | * The most common operations are encoded as a single byte opcode followed by
|
---|
405 | * one or more immediate bytes with data.
|
---|
406 | *
|
---|
407 | * @{ */
|
---|
408 | #define BS3CG1_CTXOP_SIZE_MASK UINT8_C(0x07)
|
---|
409 | #define BS3CG1_CTXOP_1_BYTE UINT8_C(0x00)
|
---|
410 | #define BS3CG1_CTXOP_2_BYTES UINT8_C(0x01)
|
---|
411 | #define BS3CG1_CTXOP_4_BYTES UINT8_C(0x02)
|
---|
412 | #define BS3CG1_CTXOP_8_BYTES UINT8_C(0x03)
|
---|
413 | #define BS3CG1_CTXOP_16_BYTES UINT8_C(0x04)
|
---|
414 | #define BS3CG1_CTXOP_32_BYTES UINT8_C(0x05)
|
---|
415 | #define BS3CG1_CTXOP_12_BYTES UINT8_C(0x06)
|
---|
416 | #define BS3CG1_CTXOP_SIZE_ESC UINT8_C(0x07) /**< Separate byte encoding the value size following any destination escape byte. */
|
---|
417 |
|
---|
418 | #define BS3CG1_CTXOP_DST_MASK UINT8_C(0x18)
|
---|
419 | #define BS3CG1_CTXOP_OP1 UINT8_C(0x00)
|
---|
420 | #define BS3CG1_CTXOP_OP2 UINT8_C(0x08)
|
---|
421 | #define BS3CG1_CTXOP_EFL UINT8_C(0x10)
|
---|
422 | #define BS3CG1_CTXOP_DST_ESC UINT8_C(0x18) /**< Separate byte giving the destination follows immediately. */
|
---|
423 |
|
---|
424 | #define BS3CG1_CTXOP_SIGN_EXT UINT8_C(0x20) /**< Whether to sign-extend (set) the immediate value. */
|
---|
425 |
|
---|
426 | #define BS3CG1_CTXOP_OPERATOR_MASK UINT8_C(0xc0)
|
---|
427 | #define BS3CG1_CTXOP_ASSIGN UINT8_C(0x00) /**< Simple assignment operator (=) */
|
---|
428 | #define BS3CG1_CTXOP_OR UINT8_C(0x40) /**< OR assignment operator (|=). */
|
---|
429 | #define BS3CG1_CTXOP_AND UINT8_C(0x80) /**< AND assignment operator (&=). */
|
---|
430 | #define BS3CG1_CTXOP_AND_INV UINT8_C(0xc0) /**< AND assignment operator of the inverted value (&~=). */
|
---|
431 | /** @} */
|
---|
432 |
|
---|
433 | /**
|
---|
434 | * Escaped destination values
|
---|
435 | *
|
---|
436 | * These are just uppercased versions of TestInOut.kdFields, where dots are
|
---|
437 | * replaced by underscores.
|
---|
438 | */
|
---|
439 | typedef enum BS3CG1DST
|
---|
440 | {
|
---|
441 | BS3CG1DST_INVALID = 0,
|
---|
442 | /* Operands. */
|
---|
443 | BS3CG1DST_OP1,
|
---|
444 | BS3CG1DST_OP2,
|
---|
445 | BS3CG1DST_OP3,
|
---|
446 | BS3CG1DST_OP4,
|
---|
447 | /* Flags. */
|
---|
448 | BS3CG1DST_EFL,
|
---|
449 | BS3CG1DST_EFL_UNDEF, /**< Special field only valid in output context modifiers: EFLAGS |= Value & Ouput.EFLAGS; */
|
---|
450 | /* 8-bit GPRs. */
|
---|
451 | BS3CG1DST_AL,
|
---|
452 | BS3CG1DST_CL,
|
---|
453 | BS3CG1DST_DL,
|
---|
454 | BS3CG1DST_BL,
|
---|
455 | BS3CG1DST_AH,
|
---|
456 | BS3CG1DST_CH,
|
---|
457 | BS3CG1DST_DH,
|
---|
458 | BS3CG1DST_BH,
|
---|
459 | BS3CG1DST_SPL,
|
---|
460 | BS3CG1DST_BPL,
|
---|
461 | BS3CG1DST_SIL,
|
---|
462 | BS3CG1DST_DIL,
|
---|
463 | BS3CG1DST_R8L,
|
---|
464 | BS3CG1DST_R9L,
|
---|
465 | BS3CG1DST_R10L,
|
---|
466 | BS3CG1DST_R11L,
|
---|
467 | BS3CG1DST_R12L,
|
---|
468 | BS3CG1DST_R13L,
|
---|
469 | BS3CG1DST_R14L,
|
---|
470 | BS3CG1DST_R15L,
|
---|
471 | /* 16-bit GPRs. */
|
---|
472 | BS3CG1DST_AX,
|
---|
473 | BS3CG1DST_CX,
|
---|
474 | BS3CG1DST_DX,
|
---|
475 | BS3CG1DST_BX,
|
---|
476 | BS3CG1DST_SP,
|
---|
477 | BS3CG1DST_BP,
|
---|
478 | BS3CG1DST_SI,
|
---|
479 | BS3CG1DST_DI,
|
---|
480 | BS3CG1DST_R8W,
|
---|
481 | BS3CG1DST_R9W,
|
---|
482 | BS3CG1DST_R10W,
|
---|
483 | BS3CG1DST_R11W,
|
---|
484 | BS3CG1DST_R12W,
|
---|
485 | BS3CG1DST_R13W,
|
---|
486 | BS3CG1DST_R14W,
|
---|
487 | BS3CG1DST_R15W,
|
---|
488 | /* 32-bit GPRs. */
|
---|
489 | BS3CG1DST_EAX,
|
---|
490 | BS3CG1DST_ECX,
|
---|
491 | BS3CG1DST_EDX,
|
---|
492 | BS3CG1DST_EBX,
|
---|
493 | BS3CG1DST_ESP,
|
---|
494 | BS3CG1DST_EBP,
|
---|
495 | BS3CG1DST_ESI,
|
---|
496 | BS3CG1DST_EDI,
|
---|
497 | BS3CG1DST_R8D,
|
---|
498 | BS3CG1DST_R9D,
|
---|
499 | BS3CG1DST_R10D,
|
---|
500 | BS3CG1DST_R11D,
|
---|
501 | BS3CG1DST_R12D,
|
---|
502 | BS3CG1DST_R13D,
|
---|
503 | BS3CG1DST_R14D,
|
---|
504 | BS3CG1DST_R15D,
|
---|
505 | /* 64-bit GPRs. */
|
---|
506 | BS3CG1DST_RAX,
|
---|
507 | BS3CG1DST_RCX,
|
---|
508 | BS3CG1DST_RDX,
|
---|
509 | BS3CG1DST_RBX,
|
---|
510 | BS3CG1DST_RSP,
|
---|
511 | BS3CG1DST_RBP,
|
---|
512 | BS3CG1DST_RSI,
|
---|
513 | BS3CG1DST_RDI,
|
---|
514 | BS3CG1DST_R8,
|
---|
515 | BS3CG1DST_R9,
|
---|
516 | BS3CG1DST_R10,
|
---|
517 | BS3CG1DST_R11,
|
---|
518 | BS3CG1DST_R12,
|
---|
519 | BS3CG1DST_R13,
|
---|
520 | BS3CG1DST_R14,
|
---|
521 | BS3CG1DST_R15,
|
---|
522 | /* 16-bit, 32-bit or 64-bit registers according to operand size. */
|
---|
523 | BS3CG1DST_OZ_RAX,
|
---|
524 | BS3CG1DST_OZ_RCX,
|
---|
525 | BS3CG1DST_OZ_RDX,
|
---|
526 | BS3CG1DST_OZ_RBX,
|
---|
527 | BS3CG1DST_OZ_RSP,
|
---|
528 | BS3CG1DST_OZ_RBP,
|
---|
529 | BS3CG1DST_OZ_RSI,
|
---|
530 | BS3CG1DST_OZ_RDI,
|
---|
531 | BS3CG1DST_OZ_R8,
|
---|
532 | BS3CG1DST_OZ_R9,
|
---|
533 | BS3CG1DST_OZ_R10,
|
---|
534 | BS3CG1DST_OZ_R11,
|
---|
535 | BS3CG1DST_OZ_R12,
|
---|
536 | BS3CG1DST_OZ_R13,
|
---|
537 | BS3CG1DST_OZ_R14,
|
---|
538 | BS3CG1DST_OZ_R15,
|
---|
539 |
|
---|
540 | /* Control registers.*/
|
---|
541 | BS3CG1DST_CR0,
|
---|
542 | BS3CG1DST_CR4,
|
---|
543 | BS3CG1DST_XCR0,
|
---|
544 |
|
---|
545 | /* FPU registers. */
|
---|
546 | BS3CG1DST_FPU_FIRST,
|
---|
547 | BS3CG1DST_FCW = BS3CG1DST_FPU_FIRST,
|
---|
548 | BS3CG1DST_FSW,
|
---|
549 | BS3CG1DST_FTW,
|
---|
550 | BS3CG1DST_FOP,
|
---|
551 | BS3CG1DST_FPUIP,
|
---|
552 | BS3CG1DST_FPUCS,
|
---|
553 | BS3CG1DST_FPUDP,
|
---|
554 | BS3CG1DST_FPUDS,
|
---|
555 | BS3CG1DST_MXCSR,
|
---|
556 | BS3CG1DST_ST0,
|
---|
557 | BS3CG1DST_ST1,
|
---|
558 | BS3CG1DST_ST2,
|
---|
559 | BS3CG1DST_ST3,
|
---|
560 | BS3CG1DST_ST4,
|
---|
561 | BS3CG1DST_ST5,
|
---|
562 | BS3CG1DST_ST6,
|
---|
563 | BS3CG1DST_ST7,
|
---|
564 | /* MMX registers. */
|
---|
565 | BS3CG1DST_MM0,
|
---|
566 | BS3CG1DST_MM1,
|
---|
567 | BS3CG1DST_MM2,
|
---|
568 | BS3CG1DST_MM3,
|
---|
569 | BS3CG1DST_MM4,
|
---|
570 | BS3CG1DST_MM5,
|
---|
571 | BS3CG1DST_MM6,
|
---|
572 | BS3CG1DST_MM7,
|
---|
573 | BS3CG1DST_MM0_LO_ZX,
|
---|
574 | BS3CG1DST_MM1_LO_ZX,
|
---|
575 | BS3CG1DST_MM2_LO_ZX,
|
---|
576 | BS3CG1DST_MM3_LO_ZX,
|
---|
577 | BS3CG1DST_MM4_LO_ZX,
|
---|
578 | BS3CG1DST_MM5_LO_ZX,
|
---|
579 | BS3CG1DST_MM6_LO_ZX,
|
---|
580 | BS3CG1DST_MM7_LO_ZX,
|
---|
581 | /* SSE registers. */
|
---|
582 | BS3CG1DST_XMM0,
|
---|
583 | BS3CG1DST_XMM1,
|
---|
584 | BS3CG1DST_XMM2,
|
---|
585 | BS3CG1DST_XMM3,
|
---|
586 | BS3CG1DST_XMM4,
|
---|
587 | BS3CG1DST_XMM5,
|
---|
588 | BS3CG1DST_XMM6,
|
---|
589 | BS3CG1DST_XMM7,
|
---|
590 | BS3CG1DST_XMM8,
|
---|
591 | BS3CG1DST_XMM9,
|
---|
592 | BS3CG1DST_XMM10,
|
---|
593 | BS3CG1DST_XMM11,
|
---|
594 | BS3CG1DST_XMM12,
|
---|
595 | BS3CG1DST_XMM13,
|
---|
596 | BS3CG1DST_XMM14,
|
---|
597 | BS3CG1DST_XMM15,
|
---|
598 | BS3CG1DST_XMM0_LO,
|
---|
599 | BS3CG1DST_XMM1_LO,
|
---|
600 | BS3CG1DST_XMM2_LO,
|
---|
601 | BS3CG1DST_XMM3_LO,
|
---|
602 | BS3CG1DST_XMM4_LO,
|
---|
603 | BS3CG1DST_XMM5_LO,
|
---|
604 | BS3CG1DST_XMM6_LO,
|
---|
605 | BS3CG1DST_XMM7_LO,
|
---|
606 | BS3CG1DST_XMM8_LO,
|
---|
607 | BS3CG1DST_XMM9_LO,
|
---|
608 | BS3CG1DST_XMM10_LO,
|
---|
609 | BS3CG1DST_XMM11_LO,
|
---|
610 | BS3CG1DST_XMM12_LO,
|
---|
611 | BS3CG1DST_XMM13_LO,
|
---|
612 | BS3CG1DST_XMM14_LO,
|
---|
613 | BS3CG1DST_XMM15_LO,
|
---|
614 | BS3CG1DST_XMM0_HI,
|
---|
615 | BS3CG1DST_XMM1_HI,
|
---|
616 | BS3CG1DST_XMM2_HI,
|
---|
617 | BS3CG1DST_XMM3_HI,
|
---|
618 | BS3CG1DST_XMM4_HI,
|
---|
619 | BS3CG1DST_XMM5_HI,
|
---|
620 | BS3CG1DST_XMM6_HI,
|
---|
621 | BS3CG1DST_XMM7_HI,
|
---|
622 | BS3CG1DST_XMM8_HI,
|
---|
623 | BS3CG1DST_XMM9_HI,
|
---|
624 | BS3CG1DST_XMM10_HI,
|
---|
625 | BS3CG1DST_XMM11_HI,
|
---|
626 | BS3CG1DST_XMM12_HI,
|
---|
627 | BS3CG1DST_XMM13_HI,
|
---|
628 | BS3CG1DST_XMM14_HI,
|
---|
629 | BS3CG1DST_XMM15_HI,
|
---|
630 | BS3CG1DST_XMM0_LO_ZX,
|
---|
631 | BS3CG1DST_XMM1_LO_ZX,
|
---|
632 | BS3CG1DST_XMM2_LO_ZX,
|
---|
633 | BS3CG1DST_XMM3_LO_ZX,
|
---|
634 | BS3CG1DST_XMM4_LO_ZX,
|
---|
635 | BS3CG1DST_XMM5_LO_ZX,
|
---|
636 | BS3CG1DST_XMM6_LO_ZX,
|
---|
637 | BS3CG1DST_XMM7_LO_ZX,
|
---|
638 | BS3CG1DST_XMM8_LO_ZX,
|
---|
639 | BS3CG1DST_XMM9_LO_ZX,
|
---|
640 | BS3CG1DST_XMM10_LO_ZX,
|
---|
641 | BS3CG1DST_XMM11_LO_ZX,
|
---|
642 | BS3CG1DST_XMM12_LO_ZX,
|
---|
643 | BS3CG1DST_XMM13_LO_ZX,
|
---|
644 | BS3CG1DST_XMM14_LO_ZX,
|
---|
645 | BS3CG1DST_XMM15_LO_ZX,
|
---|
646 | BS3CG1DST_XMM0_DW0,
|
---|
647 | BS3CG1DST_XMM1_DW0,
|
---|
648 | BS3CG1DST_XMM2_DW0,
|
---|
649 | BS3CG1DST_XMM3_DW0,
|
---|
650 | BS3CG1DST_XMM4_DW0,
|
---|
651 | BS3CG1DST_XMM5_DW0,
|
---|
652 | BS3CG1DST_XMM6_DW0,
|
---|
653 | BS3CG1DST_XMM7_DW0,
|
---|
654 | BS3CG1DST_XMM8_DW0,
|
---|
655 | BS3CG1DST_XMM9_DW0,
|
---|
656 | BS3CG1DST_XMM10_DW0,
|
---|
657 | BS3CG1DST_XMM11_DW0,
|
---|
658 | BS3CG1DST_XMM12_DW0,
|
---|
659 | BS3CG1DST_XMM13_DW0,
|
---|
660 | BS3CG1DST_XMM14_DW0,
|
---|
661 | BS3CG1DST_XMM15_DW0,
|
---|
662 | BS3CG1DST_XMM0_DW0_ZX,
|
---|
663 | BS3CG1DST_XMM1_DW0_ZX,
|
---|
664 | BS3CG1DST_XMM2_DW0_ZX,
|
---|
665 | BS3CG1DST_XMM3_DW0_ZX,
|
---|
666 | BS3CG1DST_XMM4_DW0_ZX,
|
---|
667 | BS3CG1DST_XMM5_DW0_ZX,
|
---|
668 | BS3CG1DST_XMM6_DW0_ZX,
|
---|
669 | BS3CG1DST_XMM7_DW0_ZX,
|
---|
670 | BS3CG1DST_XMM8_DW0_ZX,
|
---|
671 | BS3CG1DST_XMM9_DW0_ZX,
|
---|
672 | BS3CG1DST_XMM10_DW0_ZX,
|
---|
673 | BS3CG1DST_XMM11_DW0_ZX,
|
---|
674 | BS3CG1DST_XMM12_DW0_ZX,
|
---|
675 | BS3CG1DST_XMM13_DW0_ZX,
|
---|
676 | BS3CG1DST_XMM14_DW0_ZX,
|
---|
677 | BS3CG1DST_XMM15_DW0_ZX,
|
---|
678 | BS3CG1DST_XMM0_HI96,
|
---|
679 | BS3CG1DST_XMM1_HI96,
|
---|
680 | BS3CG1DST_XMM2_HI96,
|
---|
681 | BS3CG1DST_XMM3_HI96,
|
---|
682 | BS3CG1DST_XMM4_HI96,
|
---|
683 | BS3CG1DST_XMM5_HI96,
|
---|
684 | BS3CG1DST_XMM6_HI96,
|
---|
685 | BS3CG1DST_XMM7_HI96,
|
---|
686 | BS3CG1DST_XMM8_HI96,
|
---|
687 | BS3CG1DST_XMM9_HI96,
|
---|
688 | BS3CG1DST_XMM10_HI96,
|
---|
689 | BS3CG1DST_XMM11_HI96,
|
---|
690 | BS3CG1DST_XMM12_HI96,
|
---|
691 | BS3CG1DST_XMM13_HI96,
|
---|
692 | BS3CG1DST_XMM14_HI96,
|
---|
693 | BS3CG1DST_XMM15_HI96,
|
---|
694 | /* AVX registers. */
|
---|
695 | BS3CG1DST_YMM0,
|
---|
696 | BS3CG1DST_YMM1,
|
---|
697 | BS3CG1DST_YMM2,
|
---|
698 | BS3CG1DST_YMM3,
|
---|
699 | BS3CG1DST_YMM4,
|
---|
700 | BS3CG1DST_YMM5,
|
---|
701 | BS3CG1DST_YMM6,
|
---|
702 | BS3CG1DST_YMM7,
|
---|
703 | BS3CG1DST_YMM8,
|
---|
704 | BS3CG1DST_YMM9,
|
---|
705 | BS3CG1DST_YMM10,
|
---|
706 | BS3CG1DST_YMM11,
|
---|
707 | BS3CG1DST_YMM12,
|
---|
708 | BS3CG1DST_YMM13,
|
---|
709 | BS3CG1DST_YMM14,
|
---|
710 | BS3CG1DST_YMM15,
|
---|
711 |
|
---|
712 | /* Special fields: */
|
---|
713 | BS3CG1DST_SPECIAL_START,
|
---|
714 | BS3CG1DST_VALUE_XCPT = BS3CG1DST_SPECIAL_START, /**< Expected exception based on input or result. */
|
---|
715 |
|
---|
716 | BS3CG1DST_END
|
---|
717 | } BS3CG1DST;
|
---|
718 | AssertCompile(BS3CG1DST_END <= 256);
|
---|
719 |
|
---|
720 | /** @name Selector opcode definitions.
|
---|
721 | *
|
---|
722 | * Selector programs are very simple, they are zero or more predicate tests
|
---|
723 | * that are ANDed together. If a predicate test fails, the test is skipped.
|
---|
724 | *
|
---|
725 | * One instruction is encoded as byte, where the first bit indicates what kind
|
---|
726 | * of test and the 7 remaining bits indicates which predicate to check.
|
---|
727 | *
|
---|
728 | * @{ */
|
---|
729 | #define BS3CG1SEL_OP_KIND_MASK UINT8_C(0x01) /**< The operator part (put in lower bit to reduce switch value range). */
|
---|
730 | #define BS3CG1SEL_OP_IS_TRUE UINT8_C(0x00) /**< Check that the predicate is true. */
|
---|
731 | #define BS3CG1SEL_OP_IS_FALSE UINT8_C(0x01) /**< Check that the predicate is false. */
|
---|
732 | #define BS3CG1SEL_OP_PRED_SHIFT 1 /**< Shift factor for getting/putting a BS3CG1PRED value into/from a byte. */
|
---|
733 | /** @} */
|
---|
734 |
|
---|
735 | /**
|
---|
736 | * Test selector predicates (values are shifted by BS3CG1SEL_OP_PRED_SHIFT).
|
---|
737 | */
|
---|
738 | typedef enum BS3CG1PRED
|
---|
739 | {
|
---|
740 | BS3CG1PRED_INVALID = 0,
|
---|
741 |
|
---|
742 | /* Operand size. */
|
---|
743 | BS3CG1PRED_SIZE_O16,
|
---|
744 | BS3CG1PRED_SIZE_O32,
|
---|
745 | BS3CG1PRED_SIZE_O64,
|
---|
746 | /* VEX.L values. */
|
---|
747 | BS3CG1PRED_VEXL_0,
|
---|
748 | BS3CG1PRED_VEXL_1,
|
---|
749 | /* Execution ring. */
|
---|
750 | BS3CG1PRED_RING_0,
|
---|
751 | BS3CG1PRED_RING_1,
|
---|
752 | BS3CG1PRED_RING_2,
|
---|
753 | BS3CG1PRED_RING_3,
|
---|
754 | BS3CG1PRED_RING_0_THRU_2,
|
---|
755 | BS3CG1PRED_RING_1_THRU_3,
|
---|
756 | /* Basic code mode. */
|
---|
757 | BS3CG1PRED_CODE_64BIT,
|
---|
758 | BS3CG1PRED_CODE_32BIT,
|
---|
759 | BS3CG1PRED_CODE_16BIT,
|
---|
760 | /* CPU modes. */
|
---|
761 | BS3CG1PRED_MODE_REAL,
|
---|
762 | BS3CG1PRED_MODE_PROT,
|
---|
763 | BS3CG1PRED_MODE_LONG,
|
---|
764 | BS3CG1PRED_MODE_V86,
|
---|
765 | BS3CG1PRED_MODE_SMM,
|
---|
766 | BS3CG1PRED_MODE_VMX,
|
---|
767 | BS3CG1PRED_MODE_SVM,
|
---|
768 | /* Paging on/off */
|
---|
769 | BS3CG1PRED_PAGING_ON,
|
---|
770 | BS3CG1PRED_PAGING_OFF,
|
---|
771 | /* CPU Vendors. */
|
---|
772 | BS3CG1PRED_VENDOR_AMD,
|
---|
773 | BS3CG1PRED_VENDOR_INTEL,
|
---|
774 | BS3CG1PRED_VENDOR_VIA,
|
---|
775 |
|
---|
776 | BS3CG1PRED_END
|
---|
777 | } BS3CG1PRED;
|
---|
778 |
|
---|
779 |
|
---|
780 | /** The test instructions (generated). */
|
---|
781 | extern const BS3CG1INSTR BS3_FAR_DATA g_aBs3Cg1Instructions[];
|
---|
782 | /** The number of test instructions (generated). */
|
---|
783 | extern const uint16_t BS3_FAR_DATA g_cBs3Cg1Instructions;
|
---|
784 | /** The mnemonics (generated).
|
---|
785 | * Variable length sequence of mnemonics that runs in parallel to
|
---|
786 | * g_aBs3Cg1Instructions. */
|
---|
787 | extern const char BS3_FAR_DATA g_achBs3Cg1Mnemonics[];
|
---|
788 | /** The opcodes (generated).
|
---|
789 | * Variable length sequence of opcode bytes that runs in parallel to
|
---|
790 | * g_aBs3Cg1Instructions, advancing by BS3CG1INSTR::cbOpcodes each time. */
|
---|
791 | extern const uint8_t BS3_FAR_DATA g_abBs3Cg1Opcodes[];
|
---|
792 | /** The operands (generated).
|
---|
793 | * Variable length sequence of opcode values (BS3CG1OP) that runs in
|
---|
794 | * parallel to g_aBs3Cg1Instructions, advancing by BS3CG1INSTR::cOperands. */
|
---|
795 | extern const uint8_t BS3_FAR_DATA g_abBs3Cg1Operands[];
|
---|
796 | /** The test data that BS3CG1INSTR.
|
---|
797 | * In order to simplify generating these, we use a byte array. */
|
---|
798 | extern const uint8_t BS3_FAR_DATA g_abBs3Cg1Tests[];
|
---|
799 |
|
---|
800 |
|
---|
801 | #endif
|
---|
802 |
|
---|