PGMPool.cpp@ 103014

Last change on this file since 103014 was 103014, checked in by vboxsync, 16 months ago
iprt/asm-mem.h: Eliminated the ASMMemZeroPage function, replaced the three actual uses in PGMPool with RT_BZERO/PAGE_SIZE.
Property svn:eol-style set to `native` Property svn:keywords set to `Id Revision`
File size: 74.4 KB

Line
1	/* $Id: PGMPool.cpp 103014 2024-01-24 00:58:12Z vboxsync $ */
2	/** @file
3	* PGM Shadow Page Pool.
4	*/
5
6	/*
7	* Copyright (C) 2006-2023 Oracle and/or its affiliates.
8	*
9	* This file is part of VirtualBox base platform packages, as
10	* available from https://www.virtualbox.org.
11	*
12	* This program is free software; you can redistribute it and/or
13	* modify it under the terms of the GNU General Public License
14	* as published by the Free Software Foundation, in version 3 of the
15	* License.
16	*
17	* This program is distributed in the hope that it will be useful, but
18	* WITHOUT ANY WARRANTY; without even the implied warranty of
19	* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
20	* General Public License for more details.
21	*
22	* You should have received a copy of the GNU General Public License
23	* along with this program; if not, see <https://www.gnu.org/licenses>.
24	*
25	* SPDX-License-Identifier: GPL-3.0-only
26	*/
27
28	/** @page pg_pgm_pool PGM Shadow Page Pool
29	*
30	* Motivations:
31	* -# Relationship between shadow page tables and physical guest pages. This
32	* should allow us to skip most of the global flushes now following access
33	* handler changes. The main expense is flushing shadow pages.
34	* -# Limit the pool size if necessary (default is kind of limitless).
35	* -# Allocate shadow pages from RC. We use to only do this in SyncCR3.
36	* -# Required for 64-bit guests.
37	* -# Combining the PD cache and page pool in order to simplify caching.
38	*
39	*
40	* @section sec_pgm_pool_outline Design Outline
41	*
42	* The shadow page pool tracks pages used for shadowing paging structures (i.e.
43	* page tables, page directory, page directory pointer table and page map
44	* level-4). Each page in the pool has an unique identifier. This identifier is
45	* used to link a guest physical page to a shadow PT. The identifier is a
46	* non-zero value and has a relativly low max value - say 14 bits. This makes it
47	* possible to fit it into the upper bits of the of the aHCPhys entries in the
48	* ram range.
49	*
50	* By restricting host physical memory to the first 48 bits (which is the
51	* announced physical memory range of the K8L chip (scheduled for 2008)), we
52	* can safely use the upper 16 bits for shadow page ID and reference counting.
53	*
54	* Update: The 48 bit assumption will be lifted with the new physical memory
55	* management (PGMPAGE), so we won't have any trouble when someone stuffs 2TB
56	* into a box in some years.
57	*
58	* Now, it's possible for a page to be aliased, i.e. mapped by more than one PT
59	* or PD. This is solved by creating a list of physical cross reference extents
60	* when ever this happens. Each node in the list (extent) is can contain 3 page
61	* pool indexes. The list it self is chained using indexes into the paPhysExt
62	* array.
63	*
64	*
65	* @section sec_pgm_pool_life Life Cycle of a Shadow Page
66	*
67	* -# The SyncPT function requests a page from the pool.
68	* The request includes the kind of page it is (PT/PD, PAE/legacy), the
69	* address of the page it's shadowing, and more.
70	* -# The pool responds to the request by allocating a new page.
71	* When the cache is enabled, it will first check if it's in the cache.
72	* Should the pool be exhausted, one of two things can be done:
73	* -# Flush the whole pool and current CR3.
74	* -# Use the cache to find a page which can be flushed (~age).
75	* -# The SyncPT function will sync one or more pages and insert it into the
76	* shadow PD.
77	* -# The SyncPage function may sync more pages on a later \#PFs.
78	* -# The page is freed / flushed in SyncCR3 (perhaps) and some other cases.
79	* When caching is enabled, the page isn't flush but remains in the cache.
80	*
81	*
82	* @section sec_pgm_pool_monitoring Monitoring
83	*
84	* We always monitor GUEST_PAGE_SIZE chunks of memory. When we've got multiple
85	* shadow pages for the same GUEST_PAGE_SIZE of guest memory (PAE and mixed
86	* PD/PT) the pages sharing the monitor get linked using the
87	* iMonitoredNext/Prev. The head page is the pvUser to the access handlers.
88	*
89	*
90	* @section sec_pgm_pool_impl Implementation
91	*
92	* The pool will take pages from the MM page pool. The tracking data
93	* (attributes, bitmaps and so on) are allocated from the hypervisor heap. The
94	* pool content can be accessed both by using the page id and the physical
95	* address (HC). The former is managed by means of an array, the latter by an
96	* offset based AVL tree.
97	*
98	* Flushing of a pool page means that we iterate the content (we know what kind
99	* it is) and updates the link information in the ram range.
100	*
101	* ...
102	*/
103
104
105	/*********************************************************************************************************************************
106	* Header Files *
107	*********************************************************************************************************************************/
108	#define LOG_GROUP LOG_GROUP_PGM_POOL
109	#define VBOX_WITHOUT_PAGING_BIT_FIELDS /* 64-bit bitfields are just asking for trouble. See @bugref{9841} and others. */
110	#define RT_ASM_INCLUDE_PAGE_SIZE /* ASMMemZeroPage */
111	#include <VBox/vmm/pgm.h>
112	#include <VBox/vmm/mm.h>
113	#include "PGMInternal.h"
114	#include <VBox/vmm/vmcc.h>
115	#include <VBox/vmm/uvm.h>
116	#include "PGMInline.h"
117
118	#include <VBox/log.h>
119	#include <VBox/err.h>
120	#include <iprt/asm-mem.h>
121	#include <iprt/string.h>
122	#include <VBox/dbg.h>
123
124
125	/*********************************************************************************************************************************
126	* Structures and Typedefs *
127	*********************************************************************************************************************************/
128	typedef struct PGMPOOLCHECKERSTATE
129	{
130	PDBGCCMDHLP pCmdHlp;
131	PVM pVM;
132	PPGMPOOL pPool;
133	PPGMPOOLPAGE pPage;
134	bool fFirstMsg;
135	uint32_t cErrors;
136	} PGMPOOLCHECKERSTATE;
137	typedef PGMPOOLCHECKERSTATE *PPGMPOOLCHECKERSTATE;
138
139
140
141	/*********************************************************************************************************************************
142	* Internal Functions *
143	*********************************************************************************************************************************/
144	static FNDBGFHANDLERINT pgmR3PoolInfoPages;
145	static FNDBGFHANDLERINT pgmR3PoolInfoRoots;
146
147	#ifdef VBOX_WITH_DEBUGGER
148	static FNDBGCCMD pgmR3PoolCmdCheck;
149
150	/** Command descriptors. */
151	static const DBGCCMD g_aCmds[] =
152	{
153	/* pszCmd, cArgsMin, cArgsMax, paArgDesc, cArgDescs, fFlags, pfnHandler pszSyntax, ....pszDescription */
154	{ "pgmpoolcheck", 0, 0, NULL, 0, 0, pgmR3PoolCmdCheck, "", "Check the pgm pool pages." },
155	};
156	#endif
157
158	/**
159	* Initializes the pool
160	*
161	* @returns VBox status code.
162	* @param pVM The cross context VM structure.
163	*/
164	int pgmR3PoolInit(PVM pVM)
165	{
166	int rc;
167
168	AssertCompile(NIL_PGMPOOL_IDX == 0);
169	/* pPage->cLocked is an unsigned byte. */
170	AssertCompile(VMM_MAX_CPU_COUNT <= 255);
171
172	/*
173	* Query Pool config.
174	*/
175	PCFGMNODE pCfg = CFGMR3GetChild(CFGMR3GetRoot(pVM), "/PGM/Pool");
176
177	/* Default pgm pool size is 1024 pages (4MB). */
178	uint16_t cMaxPages = 1024;
179
180	/* Adjust it up relative to the RAM size, using the nested paging formula. */
181	uint64_t cbRam;
182	rc = CFGMR3QueryU64Def(CFGMR3GetRoot(pVM), "RamSize", &cbRam, 0); AssertRCReturn(rc, rc);
183	/** @todo guest x86 specific */
184	uint64_t u64MaxPages = (cbRam >> 9)
185	+ (cbRam >> 18)
186	+ (cbRam >> 27)
187	+ 32 * GUEST_PAGE_SIZE;
188	u64MaxPages >>= GUEST_PAGE_SHIFT;
189	if (u64MaxPages > PGMPOOL_IDX_LAST)
190	cMaxPages = PGMPOOL_IDX_LAST;
191	else
192	cMaxPages = (uint16_t)u64MaxPages;
193
194	/** @cfgm{/PGM/Pool/MaxPages, uint16_t, \#pages, 16, 0x3fff, F(ram-size)}
195	* The max size of the shadow page pool in pages. The pool will grow dynamically
196	* up to this limit.
197	*/
198	rc = CFGMR3QueryU16Def(pCfg, "MaxPages", &cMaxPages, cMaxPages);
199	AssertLogRelRCReturn(rc, rc);
200	AssertLogRelMsgReturn(cMaxPages <= PGMPOOL_IDX_LAST && cMaxPages >= RT_ALIGN(PGMPOOL_IDX_FIRST, 16),
201	("cMaxPages=%u (%#x)\n", cMaxPages, cMaxPages), VERR_INVALID_PARAMETER);
202	AssertCompile(RT_IS_POWER_OF_TWO(PGMPOOL_CFG_MAX_GROW));
203	if (cMaxPages < PGMPOOL_IDX_LAST)
204	cMaxPages = RT_ALIGN(cMaxPages, PGMPOOL_CFG_MAX_GROW / 2);
205	if (cMaxPages > PGMPOOL_IDX_LAST)
206	cMaxPages = PGMPOOL_IDX_LAST;
207	LogRel(("PGM: PGMPool: cMaxPages=%u (u64MaxPages=%llu)\n", cMaxPages, u64MaxPages));
208
209	/** @todo
210	* We need to be much more careful with our allocation strategy here.
211	* For nested paging we don't need pool user info nor extents at all, but
212	* we can't check for nested paging here (too early during init to get a
213	* confirmation it can be used). The default for large memory configs is a
214	* bit large for shadow paging, so I've restricted the extent maximum to 8k
215	* (8k * 16 = 128k of hyper heap).
216	*
217	* Also when large page support is enabled, we typically don't need so much,
218	* although that depends on the availability of 2 MB chunks on the host.
219	*/
220
221	/** @cfgm{/PGM/Pool/MaxUsers, uint16_t, \#users, MaxUsers, 32K, MaxPages*2}
222	* The max number of shadow page user tracking records. Each shadow page has
223	* zero of other shadow pages (or CR3s) that references it, or uses it if you
224	* like. The structures describing these relationships are allocated from a
225	* fixed sized pool. This configuration variable defines the pool size.
226	*/
227	uint16_t cMaxUsers;
228	rc = CFGMR3QueryU16Def(pCfg, "MaxUsers", &cMaxUsers, cMaxPages * 2);
229	AssertLogRelRCReturn(rc, rc);
230	AssertLogRelMsgReturn(cMaxUsers >= cMaxPages && cMaxPages <= _32K,
231	("cMaxUsers=%u (%#x)\n", cMaxUsers, cMaxUsers), VERR_INVALID_PARAMETER);
232
233	/** @cfgm{/PGM/Pool/MaxPhysExts, uint16_t, \#extents, 16, MaxPages * 2, MIN(MaxPages*2\,8192)}
234	* The max number of extents for tracking aliased guest pages.
235	*/
236	uint16_t cMaxPhysExts;
237	rc = CFGMR3QueryU16Def(pCfg, "MaxPhysExts", &cMaxPhysExts,
238	RT_MIN(cMaxPages * 2, 8192 /* 8Ki max as this eat too much hyper heap */));
239	AssertLogRelRCReturn(rc, rc);
240	AssertLogRelMsgReturn(cMaxPhysExts >= 16 && cMaxPhysExts <= PGMPOOL_IDX_LAST,
241	("cMaxPhysExts=%u (%#x)\n", cMaxPhysExts, cMaxPhysExts), VERR_INVALID_PARAMETER);
242
243	/** @cfgm{/PGM/Pool/ChacheEnabled, bool, true}
244	* Enables or disabling caching of shadow pages. Caching means that we will try
245	* reuse shadow pages instead of recreating them everything SyncCR3, SyncPT or
246	* SyncPage requests one. When reusing a shadow page, we can save time
247	* reconstructing it and it's children.
248	*/
249	bool fCacheEnabled;
250	rc = CFGMR3QueryBoolDef(pCfg, "CacheEnabled", &fCacheEnabled, true);
251	AssertLogRelRCReturn(rc, rc);
252
253	LogRel(("PGM: pgmR3PoolInit: cMaxPages=%#RX16 cMaxUsers=%#RX16 cMaxPhysExts=%#RX16 fCacheEnable=%RTbool\n",
254	cMaxPages, cMaxUsers, cMaxPhysExts, fCacheEnabled));
255
256	/*
257	* Allocate the data structures.
258	*/
259	uint32_t cb = RT_UOFFSETOF_DYN(PGMPOOL, aPages[cMaxPages]);
260	cb += cMaxUsers * sizeof(PGMPOOLUSER);
261	cb += cMaxPhysExts * sizeof(PGMPOOLPHYSEXT);
262	PPGMPOOL pPool;
263	RTR0PTR pPoolR0;
264	rc = SUPR3PageAllocEx(RT_ALIGN_32(cb, HOST_PAGE_SIZE) >> HOST_PAGE_SHIFT, 0 /fFlags/, (void **)&pPool, &pPoolR0, NULL);
265	if (RT_FAILURE(rc))
266	return rc;
267	Assert(ASMMemIsZero(pPool, cb));
268	pVM->pgm.s.pPoolR3 = pPool->pPoolR3 = pPool;
269	pVM->pgm.s.pPoolR0 = pPool->pPoolR0 = pPoolR0;
270
271	/*
272	* Initialize it.
273	*/
274	pPool->pVMR3 = pVM;
275	pPool->pVMR0 = pVM->pVMR0ForCall;
276	pPool->cMaxPages = cMaxPages;
277	pPool->cCurPages = PGMPOOL_IDX_FIRST;
278	pPool->iUserFreeHead = 0;
279	pPool->cMaxUsers = cMaxUsers;
280	PPGMPOOLUSER paUsers = (PPGMPOOLUSER)&pPool->aPages[pPool->cMaxPages];
281	pPool->paUsersR3 = paUsers;
282	pPool->paUsersR0 = pPoolR0 + (uintptr_t)paUsers - (uintptr_t)pPool;
283	for (unsigned i = 0; i < cMaxUsers; i++)
284	{
285	paUsers[i].iNext = i + 1;
286	paUsers[i].iUser = NIL_PGMPOOL_IDX;
287	paUsers[i].iUserTable = 0xfffffffe;
288	}
289	paUsers[cMaxUsers - 1].iNext = NIL_PGMPOOL_USER_INDEX;
290	pPool->iPhysExtFreeHead = 0;
291	pPool->cMaxPhysExts = cMaxPhysExts;
292	PPGMPOOLPHYSEXT paPhysExts = (PPGMPOOLPHYSEXT)&paUsers[cMaxUsers];
293	pPool->paPhysExtsR3 = paPhysExts;
294	pPool->paPhysExtsR0 = pPoolR0 + (uintptr_t)paPhysExts - (uintptr_t)pPool;
295	for (unsigned i = 0; i < cMaxPhysExts; i++)
296	{
297	paPhysExts[i].iNext = i + 1;
298	paPhysExts[i].aidx[0] = NIL_PGMPOOL_IDX;
299	paPhysExts[i].apte[0] = NIL_PGMPOOL_PHYSEXT_IDX_PTE;
300	paPhysExts[i].aidx[1] = NIL_PGMPOOL_IDX;
301	paPhysExts[i].apte[1] = NIL_PGMPOOL_PHYSEXT_IDX_PTE;
302	paPhysExts[i].aidx[2] = NIL_PGMPOOL_IDX;
303	paPhysExts[i].apte[2] = NIL_PGMPOOL_PHYSEXT_IDX_PTE;
304	}
305	paPhysExts[cMaxPhysExts - 1].iNext = NIL_PGMPOOL_PHYSEXT_INDEX;
306	for (unsigned i = 0; i < RT_ELEMENTS(pPool->aiHash); i++)
307	pPool->aiHash[i] = NIL_PGMPOOL_IDX;
308	pPool->iAgeHead = NIL_PGMPOOL_IDX;
309	pPool->iAgeTail = NIL_PGMPOOL_IDX;
310	pPool->fCacheEnabled = fCacheEnabled;
311
312	pPool->hAccessHandlerType = NIL_PGMPHYSHANDLERTYPE;
313	rc = PGMR3HandlerPhysicalTypeRegister(pVM, PGMPHYSHANDLERKIND_WRITE, PGMPHYSHANDLER_F_KEEP_PGM_LOCK,
314	pgmPoolAccessHandler, "Guest Paging Access Handler", &pPool->hAccessHandlerType);
315	AssertLogRelRCReturn(rc, rc);
316
317	pPool->HCPhysTree = 0;
318
319	/*
320	* The NIL entry.
321	*/
322	Assert(NIL_PGMPOOL_IDX == 0);
323	pPool->aPages[NIL_PGMPOOL_IDX].enmKind = PGMPOOLKIND_INVALID;
324	pPool->aPages[NIL_PGMPOOL_IDX].idx = NIL_PGMPOOL_IDX;
325	pPool->aPages[NIL_PGMPOOL_IDX].Core.Key = NIL_RTHCPHYS;
326	pPool->aPages[NIL_PGMPOOL_IDX].GCPhys = NIL_RTGCPHYS;
327	pPool->aPages[NIL_PGMPOOL_IDX].iNext = NIL_PGMPOOL_IDX;
328	/* pPool->aPages[NIL_PGMPOOL_IDX].cLocked = INT32_MAX; - test this out... */
329	pPool->aPages[NIL_PGMPOOL_IDX].pvPageR3 = 0;
330	pPool->aPages[NIL_PGMPOOL_IDX].iUserHead = NIL_PGMPOOL_USER_INDEX;
331	pPool->aPages[NIL_PGMPOOL_IDX].iModifiedNext = NIL_PGMPOOL_IDX;
332	pPool->aPages[NIL_PGMPOOL_IDX].iModifiedPrev = NIL_PGMPOOL_IDX;
333	pPool->aPages[NIL_PGMPOOL_IDX].iMonitoredNext = NIL_PGMPOOL_IDX;
334	pPool->aPages[NIL_PGMPOOL_IDX].iMonitoredPrev = NIL_PGMPOOL_IDX;
335	pPool->aPages[NIL_PGMPOOL_IDX].iAgeNext = NIL_PGMPOOL_IDX;
336	pPool->aPages[NIL_PGMPOOL_IDX].iAgePrev = NIL_PGMPOOL_IDX;
337
338	Assert(pPool->aPages[NIL_PGMPOOL_IDX].idx == NIL_PGMPOOL_IDX);
339	Assert(pPool->aPages[NIL_PGMPOOL_IDX].GCPhys == NIL_RTGCPHYS);
340	Assert(!pPool->aPages[NIL_PGMPOOL_IDX].fSeenNonGlobal);
341	Assert(!pPool->aPages[NIL_PGMPOOL_IDX].fMonitored);
342	Assert(!pPool->aPages[NIL_PGMPOOL_IDX].fCached);
343	Assert(!pPool->aPages[NIL_PGMPOOL_IDX].fZeroed);
344	Assert(!pPool->aPages[NIL_PGMPOOL_IDX].fReusedFlushPending);
345
346	/*
347	* Register statistics.
348	*/
349	STAM_REL_REG(pVM, &pPool->StatGrow, STAMTYPE_PROFILE, "/PGM/Pool/Grow", STAMUNIT_TICKS_PER_CALL, "Profiling PGMR0PoolGrow");
350	#ifdef VBOX_WITH_STATISTICS
351	STAM_REG(pVM, &pPool->cCurPages, STAMTYPE_U16, "/PGM/Pool/cCurPages", STAMUNIT_PAGES, "Current pool size.");
352	STAM_REG(pVM, &pPool->cMaxPages, STAMTYPE_U16, "/PGM/Pool/cMaxPages", STAMUNIT_PAGES, "Max pool size.");
353	STAM_REG(pVM, &pPool->cUsedPages, STAMTYPE_U16, "/PGM/Pool/cUsedPages", STAMUNIT_PAGES, "The number of pages currently in use.");
354	STAM_REG(pVM, &pPool->cUsedPagesHigh, STAMTYPE_U16_RESET, "/PGM/Pool/cUsedPagesHigh", STAMUNIT_PAGES, "The high watermark for cUsedPages.");
355	STAM_REG(pVM, &pPool->StatAlloc, STAMTYPE_PROFILE_ADV, "/PGM/Pool/Alloc", STAMUNIT_TICKS_PER_CALL, "Profiling of pgmPoolAlloc.");
356	STAM_REG(pVM, &pPool->StatClearAll, STAMTYPE_PROFILE, "/PGM/Pool/ClearAll", STAMUNIT_TICKS_PER_CALL, "Profiling of pgmR3PoolClearAll.");
357	STAM_REG(pVM, &pPool->StatR3Reset, STAMTYPE_PROFILE, "/PGM/Pool/R3Reset", STAMUNIT_TICKS_PER_CALL, "Profiling of pgmR3PoolReset.");
358	STAM_REG(pVM, &pPool->StatFlushPage, STAMTYPE_PROFILE, "/PGM/Pool/FlushPage", STAMUNIT_TICKS_PER_CALL, "Profiling of pgmPoolFlushPage.");
359	STAM_REG(pVM, &pPool->StatFree, STAMTYPE_PROFILE, "/PGM/Pool/Free", STAMUNIT_TICKS_PER_CALL, "Profiling of pgmPoolFree.");
360	STAM_REG(pVM, &pPool->StatForceFlushPage, STAMTYPE_COUNTER, "/PGM/Pool/FlushForce", STAMUNIT_OCCURENCES, "Counting explicit flushes by PGMPoolFlushPage().");
361	STAM_REG(pVM, &pPool->StatForceFlushDirtyPage, STAMTYPE_COUNTER, "/PGM/Pool/FlushForceDirty", STAMUNIT_OCCURENCES, "Counting explicit flushes of dirty pages by PGMPoolFlushPage().");
362	STAM_REG(pVM, &pPool->StatForceFlushReused, STAMTYPE_COUNTER, "/PGM/Pool/FlushReused", STAMUNIT_OCCURENCES, "Counting flushes for reused pages.");
363	STAM_REG(pVM, &pPool->StatZeroPage, STAMTYPE_PROFILE, "/PGM/Pool/ZeroPage", STAMUNIT_TICKS_PER_CALL, "Profiling time spent zeroing pages. Overlaps with Alloc.");
364	STAM_REG(pVM, &pPool->cMaxUsers, STAMTYPE_U16, "/PGM/Pool/Track/cMaxUsers", STAMUNIT_COUNT, "Max user tracking records.");
365	STAM_REG(pVM, &pPool->cPresent, STAMTYPE_U32, "/PGM/Pool/Track/cPresent", STAMUNIT_COUNT, "Number of present page table entries.");
366	STAM_REG(pVM, &pPool->StatTrackDeref, STAMTYPE_PROFILE, "/PGM/Pool/Track/Deref", STAMUNIT_TICKS_PER_CALL, "Profiling of pgmPoolTrackDeref.");
367	STAM_REG(pVM, &pPool->StatTrackFlushGCPhysPT, STAMTYPE_PROFILE, "/PGM/Pool/Track/FlushGCPhysPT", STAMUNIT_TICKS_PER_CALL, "Profiling of pgmPoolTrackFlushGCPhysPT.");
368	STAM_REG(pVM, &pPool->StatTrackFlushGCPhysPTs, STAMTYPE_PROFILE, "/PGM/Pool/Track/FlushGCPhysPTs", STAMUNIT_TICKS_PER_CALL, "Profiling of pgmPoolTrackFlushGCPhysPTs.");
369	STAM_REG(pVM, &pPool->StatTrackFlushGCPhysPTsSlow, STAMTYPE_PROFILE, "/PGM/Pool/Track/FlushGCPhysPTsSlow", STAMUNIT_TICKS_PER_CALL, "Profiling of pgmPoolTrackFlushGCPhysPTsSlow.");
370	STAM_REG(pVM, &pPool->StatTrackFlushEntry, STAMTYPE_COUNTER, "/PGM/Pool/Track/Entry/Flush", STAMUNIT_COUNT, "Nr of flushed entries.");
371	STAM_REG(pVM, &pPool->StatTrackFlushEntryKeep, STAMTYPE_COUNTER, "/PGM/Pool/Track/Entry/Update", STAMUNIT_COUNT, "Nr of updated entries.");
372	STAM_REG(pVM, &pPool->StatTrackFreeUpOneUser, STAMTYPE_COUNTER, "/PGM/Pool/Track/FreeUpOneUser", STAMUNIT_TICKS_PER_CALL, "The number of times we were out of user tracking records.");
373	STAM_REG(pVM, &pPool->StatTrackDerefGCPhys, STAMTYPE_PROFILE, "/PGM/Pool/Track/DrefGCPhys", STAMUNIT_TICKS_PER_CALL, "Profiling deref activity related tracking GC physical pages.");
374	STAM_REG(pVM, &pPool->StatTrackLinearRamSearches, STAMTYPE_COUNTER, "/PGM/Pool/Track/LinearRamSearches", STAMUNIT_OCCURENCES, "The number of times we had to do linear ram searches.");
375	STAM_REG(pVM, &pPool->StamTrackPhysExtAllocFailures,STAMTYPE_COUNTER, "/PGM/Pool/Track/PhysExtAllocFailures", STAMUNIT_OCCURENCES, "The number of failing pgmPoolTrackPhysExtAlloc calls.");
376
377	STAM_REG(pVM, &pPool->StatMonitorPfRZ, STAMTYPE_PROFILE, "/PGM/Pool/Monitor/RZ/#PF", STAMUNIT_TICKS_PER_CALL, "Profiling the RC/R0 #PF access handler.");
378	STAM_REG(pVM, &pPool->StatMonitorPfRZEmulateInstr, STAMTYPE_COUNTER, "/PGM/Pool/Monitor/RZ/#PF/EmulateInstr", STAMUNIT_OCCURENCES, "Times we've failed interpreting the instruction.");
379	STAM_REG(pVM, &pPool->StatMonitorPfRZFlushPage, STAMTYPE_PROFILE, "/PGM/Pool/Monitor/RZ/#PF/FlushPage", STAMUNIT_TICKS_PER_CALL, "Profiling the pgmPoolFlushPage calls made from the RC/R0 access handler.");
380	STAM_REG(pVM, &pPool->StatMonitorPfRZFlushReinit, STAMTYPE_COUNTER, "/PGM/Pool/Monitor/RZ/#PF/FlushReinit", STAMUNIT_OCCURENCES, "Times we've detected a page table reinit.");
381	STAM_REG(pVM, &pPool->StatMonitorPfRZFlushModOverflow,STAMTYPE_COUNTER, "/PGM/Pool/Monitor/RZ/#PF/FlushOverflow", STAMUNIT_OCCURENCES, "Counting flushes for pages that are modified too often.");
382	STAM_REG(pVM, &pPool->StatMonitorPfRZFork, STAMTYPE_COUNTER, "/PGM/Pool/Monitor/RZ/#PF/Fork", STAMUNIT_OCCURENCES, "Times we've detected fork().");
383	STAM_REG(pVM, &pPool->StatMonitorPfRZHandled, STAMTYPE_PROFILE, "/PGM/Pool/Monitor/RZ/#PF/Handled", STAMUNIT_TICKS_PER_CALL, "Profiling the RC/R0 #PF access we've handled (except REP STOSD).");
384	STAM_REG(pVM, &pPool->StatMonitorPfRZIntrFailPatch1, STAMTYPE_COUNTER, "/PGM/Pool/Monitor/RZ/#PF/IntrFailPatch1", STAMUNIT_OCCURENCES, "Times we've failed interpreting a patch code instruction.");
385	STAM_REG(pVM, &pPool->StatMonitorPfRZIntrFailPatch2, STAMTYPE_COUNTER, "/PGM/Pool/Monitor/RZ/#PF/IntrFailPatch2", STAMUNIT_OCCURENCES, "Times we've failed interpreting a patch code instruction during flushing.");
386	STAM_REG(pVM, &pPool->StatMonitorPfRZRepPrefix, STAMTYPE_COUNTER, "/PGM/Pool/Monitor/RZ/#PF/RepPrefix", STAMUNIT_OCCURENCES, "The number of times we've seen rep prefixes we can't handle.");
387	STAM_REG(pVM, &pPool->StatMonitorPfRZRepStosd, STAMTYPE_PROFILE, "/PGM/Pool/Monitor/RZ/#PF/RepStosd", STAMUNIT_TICKS_PER_CALL, "Profiling the REP STOSD cases we've handled.");
388
389	STAM_REG(pVM, &pPool->StatMonitorRZ, STAMTYPE_PROFILE, "/PGM/Pool/Monitor/RZ/IEM", STAMUNIT_TICKS_PER_CALL, "Profiling the regular access handler.");
390	STAM_REG(pVM, &pPool->StatMonitorRZFlushPage, STAMTYPE_PROFILE, "/PGM/Pool/Monitor/RZ/IEM/FlushPage", STAMUNIT_TICKS_PER_CALL, "Profiling the pgmPoolFlushPage calls made from the regular access handler.");
391	STAM_REG(pVM, &pPool->aStatMonitorRZSizes[0], STAMTYPE_COUNTER, "/PGM/Pool/Monitor/RZ/IEM/Size01", STAMUNIT_OCCURENCES, "Number of 1 byte accesses.");
392	STAM_REG(pVM, &pPool->aStatMonitorRZSizes[1], STAMTYPE_COUNTER, "/PGM/Pool/Monitor/RZ/IEM/Size02", STAMUNIT_OCCURENCES, "Number of 2 byte accesses.");
393	STAM_REG(pVM, &pPool->aStatMonitorRZSizes[2], STAMTYPE_COUNTER, "/PGM/Pool/Monitor/RZ/IEM/Size03", STAMUNIT_OCCURENCES, "Number of 3 byte accesses.");
394	STAM_REG(pVM, &pPool->aStatMonitorRZSizes[3], STAMTYPE_COUNTER, "/PGM/Pool/Monitor/RZ/IEM/Size04", STAMUNIT_OCCURENCES, "Number of 4 byte accesses.");
395	STAM_REG(pVM, &pPool->aStatMonitorRZSizes[4], STAMTYPE_COUNTER, "/PGM/Pool/Monitor/RZ/IEM/Size05", STAMUNIT_OCCURENCES, "Number of 5 byte accesses.");
396	STAM_REG(pVM, &pPool->aStatMonitorRZSizes[5], STAMTYPE_COUNTER, "/PGM/Pool/Monitor/RZ/IEM/Size06", STAMUNIT_OCCURENCES, "Number of 6 byte accesses.");
397	STAM_REG(pVM, &pPool->aStatMonitorRZSizes[6], STAMTYPE_COUNTER, "/PGM/Pool/Monitor/RZ/IEM/Size07", STAMUNIT_OCCURENCES, "Number of 7 byte accesses.");
398	STAM_REG(pVM, &pPool->aStatMonitorRZSizes[7], STAMTYPE_COUNTER, "/PGM/Pool/Monitor/RZ/IEM/Size08", STAMUNIT_OCCURENCES, "Number of 8 byte accesses.");
399	STAM_REG(pVM, &pPool->aStatMonitorRZSizes[8], STAMTYPE_COUNTER, "/PGM/Pool/Monitor/RZ/IEM/Size09", STAMUNIT_OCCURENCES, "Number of 9 byte accesses.");
400	STAM_REG(pVM, &pPool->aStatMonitorRZSizes[9], STAMTYPE_COUNTER, "/PGM/Pool/Monitor/RZ/IEM/Size0a", STAMUNIT_OCCURENCES, "Number of 10 byte accesses.");
401	STAM_REG(pVM, &pPool->aStatMonitorRZSizes[10], STAMTYPE_COUNTER, "/PGM/Pool/Monitor/RZ/IEM/Size0b", STAMUNIT_OCCURENCES, "Number of 11 byte accesses.");
402	STAM_REG(pVM, &pPool->aStatMonitorRZSizes[11], STAMTYPE_COUNTER, "/PGM/Pool/Monitor/RZ/IEM/Size0c", STAMUNIT_OCCURENCES, "Number of 12 byte accesses.");
403	STAM_REG(pVM, &pPool->aStatMonitorRZSizes[12], STAMTYPE_COUNTER, "/PGM/Pool/Monitor/RZ/IEM/Size0d", STAMUNIT_OCCURENCES, "Number of 13 byte accesses.");
404	STAM_REG(pVM, &pPool->aStatMonitorRZSizes[13], STAMTYPE_COUNTER, "/PGM/Pool/Monitor/RZ/IEM/Size0e", STAMUNIT_OCCURENCES, "Number of 14 byte accesses.");
405	STAM_REG(pVM, &pPool->aStatMonitorRZSizes[14], STAMTYPE_COUNTER, "/PGM/Pool/Monitor/RZ/IEM/Size0f", STAMUNIT_OCCURENCES, "Number of 15 byte accesses.");
406	STAM_REG(pVM, &pPool->aStatMonitorRZSizes[15], STAMTYPE_COUNTER, "/PGM/Pool/Monitor/RZ/IEM/Size10", STAMUNIT_OCCURENCES, "Number of 16 byte accesses.");
407	STAM_REG(pVM, &pPool->aStatMonitorRZSizes[16], STAMTYPE_COUNTER, "/PGM/Pool/Monitor/RZ/IEM/Size11-2f", STAMUNIT_OCCURENCES, "Number of 17-31 byte accesses.");
408	STAM_REG(pVM, &pPool->aStatMonitorRZSizes[17], STAMTYPE_COUNTER, "/PGM/Pool/Monitor/RZ/IEM/Size20-3f", STAMUNIT_OCCURENCES, "Number of 32-63 byte accesses.");
409	STAM_REG(pVM, &pPool->aStatMonitorRZSizes[18], STAMTYPE_COUNTER, "/PGM/Pool/Monitor/RZ/IEM/Size40+", STAMUNIT_OCCURENCES, "Number of 64+ byte accesses.");
410	STAM_REG(pVM, &pPool->aStatMonitorRZMisaligned[0], STAMTYPE_COUNTER, "/PGM/Pool/Monitor/RZ/IEM/Misaligned1", STAMUNIT_OCCURENCES, "Number of misaligned access with offset 1.");
411	STAM_REG(pVM, &pPool->aStatMonitorRZMisaligned[1], STAMTYPE_COUNTER, "/PGM/Pool/Monitor/RZ/IEM/Misaligned2", STAMUNIT_OCCURENCES, "Number of misaligned access with offset 2.");
412	STAM_REG(pVM, &pPool->aStatMonitorRZMisaligned[2], STAMTYPE_COUNTER, "/PGM/Pool/Monitor/RZ/IEM/Misaligned3", STAMUNIT_OCCURENCES, "Number of misaligned access with offset 3.");
413	STAM_REG(pVM, &pPool->aStatMonitorRZMisaligned[3], STAMTYPE_COUNTER, "/PGM/Pool/Monitor/RZ/IEM/Misaligned4", STAMUNIT_OCCURENCES, "Number of misaligned access with offset 4.");
414	STAM_REG(pVM, &pPool->aStatMonitorRZMisaligned[4], STAMTYPE_COUNTER, "/PGM/Pool/Monitor/RZ/IEM/Misaligned5", STAMUNIT_OCCURENCES, "Number of misaligned access with offset 5.");
415	STAM_REG(pVM, &pPool->aStatMonitorRZMisaligned[5], STAMTYPE_COUNTER, "/PGM/Pool/Monitor/RZ/IEM/Misaligned6", STAMUNIT_OCCURENCES, "Number of misaligned access with offset 6.");
416	STAM_REG(pVM, &pPool->aStatMonitorRZMisaligned[6], STAMTYPE_COUNTER, "/PGM/Pool/Monitor/RZ/IEM/Misaligned7", STAMUNIT_OCCURENCES, "Number of misaligned access with offset 7.");
417
418	STAM_REG(pVM, &pPool->StatMonitorRZFaultPT, STAMTYPE_COUNTER, "/PGM/Pool/Monitor/RZ/Fault/PT", STAMUNIT_OCCURENCES, "Nr of handled PT faults.");
419	STAM_REG(pVM, &pPool->StatMonitorRZFaultPD, STAMTYPE_COUNTER, "/PGM/Pool/Monitor/RZ/Fault/PD", STAMUNIT_OCCURENCES, "Nr of handled PD faults.");
420	STAM_REG(pVM, &pPool->StatMonitorRZFaultPDPT, STAMTYPE_COUNTER, "/PGM/Pool/Monitor/RZ/Fault/PDPT", STAMUNIT_OCCURENCES, "Nr of handled PDPT faults.");
421	STAM_REG(pVM, &pPool->StatMonitorRZFaultPML4, STAMTYPE_COUNTER, "/PGM/Pool/Monitor/RZ/Fault/PML4", STAMUNIT_OCCURENCES, "Nr of handled PML4 faults.");
422
423	STAM_REG(pVM, &pPool->StatMonitorR3, STAMTYPE_PROFILE, "/PGM/Pool/Monitor/R3", STAMUNIT_TICKS_PER_CALL, "Profiling the R3 access handler.");
424	STAM_REG(pVM, &pPool->StatMonitorR3FlushPage, STAMTYPE_PROFILE, "/PGM/Pool/Monitor/R3/FlushPage", STAMUNIT_TICKS_PER_CALL, "Profiling the pgmPoolFlushPage calls made from the R3 access handler.");
425	STAM_REG(pVM, &pPool->aStatMonitorR3Sizes[0], STAMTYPE_COUNTER, "/PGM/Pool/Monitor/R3/Size01", STAMUNIT_OCCURENCES, "Number of 1 byte accesses (R3).");
426	STAM_REG(pVM, &pPool->aStatMonitorR3Sizes[1], STAMTYPE_COUNTER, "/PGM/Pool/Monitor/R3/Size02", STAMUNIT_OCCURENCES, "Number of 2 byte accesses (R3).");
427	STAM_REG(pVM, &pPool->aStatMonitorR3Sizes[2], STAMTYPE_COUNTER, "/PGM/Pool/Monitor/R3/Size03", STAMUNIT_OCCURENCES, "Number of 3 byte accesses (R3).");
428	STAM_REG(pVM, &pPool->aStatMonitorR3Sizes[3], STAMTYPE_COUNTER, "/PGM/Pool/Monitor/R3/Size04", STAMUNIT_OCCURENCES, "Number of 4 byte accesses (R3).");
429	STAM_REG(pVM, &pPool->aStatMonitorR3Sizes[4], STAMTYPE_COUNTER, "/PGM/Pool/Monitor/R3/Size05", STAMUNIT_OCCURENCES, "Number of 5 byte accesses (R3).");
430	STAM_REG(pVM, &pPool->aStatMonitorR3Sizes[5], STAMTYPE_COUNTER, "/PGM/Pool/Monitor/R3/Size06", STAMUNIT_OCCURENCES, "Number of 6 byte accesses (R3).");
431	STAM_REG(pVM, &pPool->aStatMonitorR3Sizes[6], STAMTYPE_COUNTER, "/PGM/Pool/Monitor/R3/Size07", STAMUNIT_OCCURENCES, "Number of 7 byte accesses (R3).");
432	STAM_REG(pVM, &pPool->aStatMonitorR3Sizes[7], STAMTYPE_COUNTER, "/PGM/Pool/Monitor/R3/Size08", STAMUNIT_OCCURENCES, "Number of 8 byte accesses (R3).");
433	STAM_REG(pVM, &pPool->aStatMonitorR3Sizes[8], STAMTYPE_COUNTER, "/PGM/Pool/Monitor/R3/Size09", STAMUNIT_OCCURENCES, "Number of 9 byte accesses (R3).");
434	STAM_REG(pVM, &pPool->aStatMonitorR3Sizes[9], STAMTYPE_COUNTER, "/PGM/Pool/Monitor/R3/Size0a", STAMUNIT_OCCURENCES, "Number of 10 byte accesses (R3).");
435	STAM_REG(pVM, &pPool->aStatMonitorR3Sizes[10], STAMTYPE_COUNTER, "/PGM/Pool/Monitor/R3/Size0b", STAMUNIT_OCCURENCES, "Number of 11 byte accesses (R3).");
436	STAM_REG(pVM, &pPool->aStatMonitorR3Sizes[11], STAMTYPE_COUNTER, "/PGM/Pool/Monitor/R3/Size0c", STAMUNIT_OCCURENCES, "Number of 12 byte accesses (R3).");
437	STAM_REG(pVM, &pPool->aStatMonitorR3Sizes[12], STAMTYPE_COUNTER, "/PGM/Pool/Monitor/R3/Size0d", STAMUNIT_OCCURENCES, "Number of 13 byte accesses (R3).");
438	STAM_REG(pVM, &pPool->aStatMonitorR3Sizes[13], STAMTYPE_COUNTER, "/PGM/Pool/Monitor/R3/Size0e", STAMUNIT_OCCURENCES, "Number of 14 byte accesses (R3).");
439	STAM_REG(pVM, &pPool->aStatMonitorR3Sizes[14], STAMTYPE_COUNTER, "/PGM/Pool/Monitor/R3/Size0f", STAMUNIT_OCCURENCES, "Number of 15 byte accesses (R3).");
440	STAM_REG(pVM, &pPool->aStatMonitorR3Sizes[15], STAMTYPE_COUNTER, "/PGM/Pool/Monitor/R3/Size10", STAMUNIT_OCCURENCES, "Number of 16 byte accesses (R3).");
441	STAM_REG(pVM, &pPool->aStatMonitorR3Sizes[16], STAMTYPE_COUNTER, "/PGM/Pool/Monitor/R3/Size11-2f", STAMUNIT_OCCURENCES, "Number of 17-31 byte accesses.");
442	STAM_REG(pVM, &pPool->aStatMonitorR3Sizes[17], STAMTYPE_COUNTER, "/PGM/Pool/Monitor/R3/Size20-3f", STAMUNIT_OCCURENCES, "Number of 32-63 byte accesses.");
443	STAM_REG(pVM, &pPool->aStatMonitorR3Sizes[18], STAMTYPE_COUNTER, "/PGM/Pool/Monitor/R3/Size40+", STAMUNIT_OCCURENCES, "Number of 64+ byte accesses.");
444	STAM_REG(pVM, &pPool->aStatMonitorR3Misaligned[0], STAMTYPE_COUNTER, "/PGM/Pool/Monitor/R3/Misaligned1", STAMUNIT_OCCURENCES, "Number of misaligned access with offset 1 in R3.");
445	STAM_REG(pVM, &pPool->aStatMonitorR3Misaligned[1], STAMTYPE_COUNTER, "/PGM/Pool/Monitor/R3/Misaligned2", STAMUNIT_OCCURENCES, "Number of misaligned access with offset 2 in R3.");
446	STAM_REG(pVM, &pPool->aStatMonitorR3Misaligned[2], STAMTYPE_COUNTER, "/PGM/Pool/Monitor/R3/Misaligned3", STAMUNIT_OCCURENCES, "Number of misaligned access with offset 3 in R3.");
447	STAM_REG(pVM, &pPool->aStatMonitorR3Misaligned[3], STAMTYPE_COUNTER, "/PGM/Pool/Monitor/R3/Misaligned4", STAMUNIT_OCCURENCES, "Number of misaligned access with offset 4 in R3.");
448	STAM_REG(pVM, &pPool->aStatMonitorR3Misaligned[4], STAMTYPE_COUNTER, "/PGM/Pool/Monitor/R3/Misaligned5", STAMUNIT_OCCURENCES, "Number of misaligned access with offset 5 in R3.");
449	STAM_REG(pVM, &pPool->aStatMonitorR3Misaligned[5], STAMTYPE_COUNTER, "/PGM/Pool/Monitor/R3/Misaligned6", STAMUNIT_OCCURENCES, "Number of misaligned access with offset 6 in R3.");
450	STAM_REG(pVM, &pPool->aStatMonitorR3Misaligned[6], STAMTYPE_COUNTER, "/PGM/Pool/Monitor/R3/Misaligned7", STAMUNIT_OCCURENCES, "Number of misaligned access with offset 7 in R3.");
451
452	STAM_REG(pVM, &pPool->StatMonitorR3FaultPT, STAMTYPE_COUNTER, "/PGM/Pool/Monitor/R3/Fault/PT", STAMUNIT_OCCURENCES, "Nr of handled PT faults.");
453	STAM_REG(pVM, &pPool->StatMonitorR3FaultPD, STAMTYPE_COUNTER, "/PGM/Pool/Monitor/R3/Fault/PD", STAMUNIT_OCCURENCES, "Nr of handled PD faults.");
454	STAM_REG(pVM, &pPool->StatMonitorR3FaultPDPT, STAMTYPE_COUNTER, "/PGM/Pool/Monitor/R3/Fault/PDPT", STAMUNIT_OCCURENCES, "Nr of handled PDPT faults.");
455	STAM_REG(pVM, &pPool->StatMonitorR3FaultPML4, STAMTYPE_COUNTER, "/PGM/Pool/Monitor/R3/Fault/PML4", STAMUNIT_OCCURENCES, "Nr of handled PML4 faults.");
456
457	STAM_REG(pVM, &pPool->cModifiedPages, STAMTYPE_U16, "/PGM/Pool/Monitor/cModifiedPages", STAMUNIT_PAGES, "The current cModifiedPages value.");
458	STAM_REG(pVM, &pPool->cModifiedPagesHigh, STAMTYPE_U16_RESET, "/PGM/Pool/Monitor/cModifiedPagesHigh", STAMUNIT_PAGES, "The high watermark for cModifiedPages.");
459	STAM_REG(pVM, &pPool->StatResetDirtyPages, STAMTYPE_COUNTER, "/PGM/Pool/Monitor/Dirty/Resets", STAMUNIT_OCCURENCES, "Times we've called pgmPoolResetDirtyPages (and there were dirty page).");
460	STAM_REG(pVM, &pPool->StatDirtyPage, STAMTYPE_COUNTER, "/PGM/Pool/Monitor/Dirty/Pages", STAMUNIT_OCCURENCES, "Times we've called pgmPoolAddDirtyPage.");
461	STAM_REG(pVM, &pPool->StatDirtyPageDupFlush, STAMTYPE_COUNTER, "/PGM/Pool/Monitor/Dirty/FlushDup", STAMUNIT_OCCURENCES, "Times we've had to flush duplicates for dirty page management.");
462	STAM_REG(pVM, &pPool->StatDirtyPageOverFlowFlush, STAMTYPE_COUNTER, "/PGM/Pool/Monitor/Dirty/FlushOverflow",STAMUNIT_OCCURENCES, "Times we've had to flush because of overflow.");
463	STAM_REG(pVM, &pPool->StatCacheHits, STAMTYPE_COUNTER, "/PGM/Pool/Cache/Hits", STAMUNIT_OCCURENCES, "The number of pgmPoolAlloc calls satisfied by the cache.");
464	STAM_REG(pVM, &pPool->StatCacheMisses, STAMTYPE_COUNTER, "/PGM/Pool/Cache/Misses", STAMUNIT_OCCURENCES, "The number of pgmPoolAlloc calls not statisfied by the cache.");
465	STAM_REG(pVM, &pPool->StatCacheKindMismatches, STAMTYPE_COUNTER, "/PGM/Pool/Cache/KindMismatches", STAMUNIT_OCCURENCES, "The number of shadow page kind mismatches. (Better be low, preferably 0!)");
466	STAM_REG(pVM, &pPool->StatCacheFreeUpOne, STAMTYPE_COUNTER, "/PGM/Pool/Cache/FreeUpOne", STAMUNIT_OCCURENCES, "The number of times the cache was asked to free up a page.");
467	STAM_REG(pVM, &pPool->StatCacheCacheable, STAMTYPE_COUNTER, "/PGM/Pool/Cache/Cacheable", STAMUNIT_OCCURENCES, "The number of cacheable allocations.");
468	STAM_REG(pVM, &pPool->StatCacheUncacheable, STAMTYPE_COUNTER, "/PGM/Pool/Cache/Uncacheable", STAMUNIT_OCCURENCES, "The number of uncacheable allocations.");
469	#endif /* VBOX_WITH_STATISTICS */
470
471	DBGFR3InfoRegisterInternalEx(pVM, "pgmpoolpages", "Lists page pool pages.", pgmR3PoolInfoPages, 0);
472	DBGFR3InfoRegisterInternalEx(pVM, "pgmpoolroots", "Lists page pool roots.", pgmR3PoolInfoRoots, 0);
473
474	#ifdef VBOX_WITH_DEBUGGER
475	/*
476	* Debugger commands.
477	*/
478	static bool s_fRegisteredCmds = false;
479	if (!s_fRegisteredCmds)
480	{
481	rc = DBGCRegisterCommands(&g_aCmds[0], RT_ELEMENTS(g_aCmds));
482	if (RT_SUCCESS(rc))
483	s_fRegisteredCmds = true;
484	}
485	#endif
486
487	return VINF_SUCCESS;
488	}
489
490
491	/**
492	* Relocate the page pool data.
493	*
494	* @param pVM The cross context VM structure.
495	*/
496	void pgmR3PoolRelocate(PVM pVM)
497	{
498	RT_NOREF(pVM);
499	}
500
501
502	/**
503	* Grows the shadow page pool.
504	*
505	* I.e. adds more pages to it, assuming that hasn't reached cMaxPages yet.
506	*
507	* @returns VBox status code.
508	* @param pVM The cross context VM structure.
509	* @param pVCpu The cross context virtual CPU structure of the calling EMT.
510	*/
511	VMMR3_INT_DECL(int) PGMR3PoolGrow(PVM pVM, PVMCPU pVCpu)
512	{
513	/* This used to do a lot of stuff, but it has moved to ring-0 (PGMR0PoolGrow). */
514	AssertReturn(pVM->pgm.s.pPoolR3->cCurPages < pVM->pgm.s.pPoolR3->cMaxPages, VERR_PGM_POOL_MAXED_OUT_ALREADY);
515	int rc = VMMR3CallR0Emt(pVM, pVCpu, VMMR0_DO_PGM_POOL_GROW, 0, NULL);
516	if (rc == VINF_SUCCESS)
517	return rc;
518	LogRel(("PGMR3PoolGrow: rc=%Rrc cCurPages=%#x cMaxPages=%#x\n",
519	rc, pVM->pgm.s.pPoolR3->cCurPages, pVM->pgm.s.pPoolR3->cMaxPages));
520	if (pVM->pgm.s.pPoolR3->cCurPages > 128 && RT_FAILURE_NP(rc))
521	return -rc;
522	return rc;
523	}
524
525
526	/**
527	* Rendezvous callback used by pgmR3PoolClearAll that clears all shadow pages
528	* and all modification counters.
529	*
530	* This is only called on one of the EMTs while the other ones are waiting for
531	* it to complete this function.
532	*
533	* @returns VINF_SUCCESS (VBox strict status code).
534	* @param pVM The cross context VM structure.
535	* @param pVCpu The cross context virtual CPU structure of the calling EMT. Unused.
536	* @param fpvFlushRemTlb When not NULL, we'll flush the REM TLB as well.
537	* (This is the pvUser, so it has to be void *.)
538	*
539	*/
540	DECLCALLBACK(VBOXSTRICTRC) pgmR3PoolClearAllRendezvous(PVM pVM, PVMCPU pVCpu, void *fpvFlushRemTlb)
541	{
542	PPGMPOOL pPool = pVM->pgm.s.CTX_SUFF(pPool);
543	STAM_PROFILE_START(&pPool->StatClearAll, c);
544	NOREF(pVCpu);
545
546	PGM_LOCK_VOID(pVM);
547	Log(("pgmR3PoolClearAllRendezvous: cUsedPages=%d fpvFlushRemTlb=%RTbool\n", pPool->cUsedPages, !!fpvFlushRemTlb));
548
549	/*
550	* Iterate all the pages until we've encountered all that are in use.
551	* This is a simple but not quite optimal solution.
552	*/
553	unsigned cModifiedPages = 0; NOREF(cModifiedPages);
554	unsigned cLeft = pPool->cUsedPages;
555	uint32_t iPage = pPool->cCurPages;
556	while (--iPage >= PGMPOOL_IDX_FIRST)
557	{
558	PPGMPOOLPAGE pPage = &pPool->aPages[iPage];
559	if (pPage->GCPhys != NIL_RTGCPHYS)
560	{
561	switch (pPage->enmKind)
562	{
563	/*
564	* We only care about shadow page tables that reference physical memory
565	*/
566	#ifdef PGM_WITH_LARGE_PAGES
567	case PGMPOOLKIND_PAE_PD_PHYS: /* Large pages reference 2 MB of physical memory, so we must clear them. */
568	if (pPage->cPresent)
569	{
570	PX86PDPAE pShwPD = (PX86PDPAE)PGMPOOL_PAGE_2_PTR_V2(pPool->CTX_SUFF(pVM), pVCpu, pPage);
571	for (unsigned i = 0; i < RT_ELEMENTS(pShwPD->a); i++)
572	{
573	//Assert((pShwPD->a[i].u & UINT64_C(0xfff0000000000f80)) == 0); - bogus, includes X86_PDE_PS.
574	if ((pShwPD->a[i].u & (X86_PDE_P \| X86_PDE_PS)) == (X86_PDE_P \| X86_PDE_PS))
575	{
576	pShwPD->a[i].u = 0;
577	Assert(pPage->cPresent);
578	pPage->cPresent--;
579	}
580	}
581	if (pPage->cPresent == 0)
582	pPage->iFirstPresent = NIL_PGMPOOL_PRESENT_INDEX;
583	}
584	goto default_case;
585
586	case PGMPOOLKIND_EPT_PD_FOR_PHYS: /* Large pages reference 2 MB of physical memory, so we must clear them. */
587	if (pPage->cPresent)
588	{
589	PEPTPD pShwPD = (PEPTPD)PGMPOOL_PAGE_2_PTR_V2(pPool->CTX_SUFF(pVM), pVCpu, pPage);
590	for (unsigned i = 0; i < RT_ELEMENTS(pShwPD->a); i++)
591	{
592	if ((pShwPD->a[i].u & (EPT_E_READ \| EPT_E_LEAF)) == (EPT_E_READ \| EPT_E_LEAF))
593	{
594	pShwPD->a[i].u = 0;
595	Assert(pPage->cPresent);
596	pPage->cPresent--;
597	}
598	}
599	if (pPage->cPresent == 0)
600	pPage->iFirstPresent = NIL_PGMPOOL_PRESENT_INDEX;
601	}
602	goto default_case;
603
604	# ifdef VBOX_WITH_NESTED_HWVIRT_VMX_EPT
605	case PGMPOOLKIND_EPT_PD_FOR_EPT_PD: /* Large pages reference 2 MB of physical memory, so we must clear them. */
606	if (pPage->cPresent)
607	{
608	PEPTPD pShwPD = (PEPTPD)PGMPOOL_PAGE_2_PTR_V2(pPool->CTX_SUFF(pVM), pVCpu, pPage);
609	for (unsigned i = 0; i < RT_ELEMENTS(pShwPD->a); i++)
610	{
611	if ( (pShwPD->a[i].u & EPT_PRESENT_MASK)
612	&& (pShwPD->a[i].u & EPT_E_LEAF))
613	{
614	pShwPD->a[i].u = 0;
615	Assert(pPage->cPresent);
616	pPage->cPresent--;
617	}
618	}
619	if (pPage->cPresent == 0)
620	pPage->iFirstPresent = NIL_PGMPOOL_PRESENT_INDEX;
621	}
622	goto default_case;
623	# endif /* VBOX_WITH_NESTED_HWVIRT_VMX_EPT */
624	#endif /* PGM_WITH_LARGE_PAGES */
625
626	case PGMPOOLKIND_32BIT_PT_FOR_32BIT_PT:
627	case PGMPOOLKIND_32BIT_PT_FOR_32BIT_4MB:
628	case PGMPOOLKIND_PAE_PT_FOR_32BIT_PT:
629	case PGMPOOLKIND_PAE_PT_FOR_32BIT_4MB:
630	case PGMPOOLKIND_PAE_PT_FOR_PAE_PT:
631	case PGMPOOLKIND_PAE_PT_FOR_PAE_2MB:
632	case PGMPOOLKIND_32BIT_PT_FOR_PHYS:
633	case PGMPOOLKIND_PAE_PT_FOR_PHYS:
634	case PGMPOOLKIND_EPT_PT_FOR_PHYS:
635	#ifdef VBOX_WITH_NESTED_HWVIRT_VMX_EPT
636	case PGMPOOLKIND_EPT_PT_FOR_EPT_PT:
637	case PGMPOOLKIND_EPT_PT_FOR_EPT_2MB:
638	case PGMPOOLKIND_EPT_PDPT_FOR_EPT_PDPT:
639	case PGMPOOLKIND_EPT_PML4_FOR_EPT_PML4:
640	#endif
641	{
642	if (pPage->cPresent)
643	{
644	void *pvShw = PGMPOOL_PAGE_2_PTR_V2(pPool->CTX_SUFF(pVM), pVCpu, pPage);
645	STAM_PROFILE_START(&pPool->StatZeroPage, z);
646	#if 0
647	/* Useful check for leaking references; very expensive though. */
648	switch (pPage->enmKind)
649	{
650	case PGMPOOLKIND_PAE_PT_FOR_32BIT_PT:
651	case PGMPOOLKIND_PAE_PT_FOR_32BIT_4MB:
652	case PGMPOOLKIND_PAE_PT_FOR_PAE_PT:
653	case PGMPOOLKIND_PAE_PT_FOR_PAE_2MB:
654	case PGMPOOLKIND_PAE_PT_FOR_PHYS:
655	{
656	bool fFoundFirst = false;
657	PPGMSHWPTPAE pPT = (PPGMSHWPTPAE)pvShw;
658	for (unsigned ptIndex = 0; ptIndex < RT_ELEMENTS(pPT->a); ptIndex++)
659	{
660	if (pPT->a[ptIndex].u)
661	{
662	if (!fFoundFirst)
663	{
664	AssertFatalMsg(pPage->iFirstPresent <= ptIndex, ("ptIndex = %d first present = %d\n", ptIndex, pPage->iFirstPresent));
665	if (pPage->iFirstPresent != ptIndex)
666	Log(("ptIndex = %d first present = %d\n", ptIndex, pPage->iFirstPresent));
667	fFoundFirst = true;
668	}
669	if (PGMSHWPTEPAE_IS_P(pPT->a[ptIndex]))
670	{
671	pgmPoolTracDerefGCPhysHint(pPool, pPage, PGMSHWPTEPAE_GET_HCPHYS(pPT->a[ptIndex]), NIL_RTGCPHYS);
672	if (pPage->iFirstPresent == ptIndex)
673	pPage->iFirstPresent = NIL_PGMPOOL_PRESENT_INDEX;
674	}
675	}
676	}
677	AssertFatalMsg(pPage->cPresent == 0, ("cPresent = %d pPage = %RGv\n", pPage->cPresent, pPage->GCPhys));
678	break;
679	}
680	default:
681	break;
682	}
683	#endif
684	RT_BZERO(pvShw, PAGE_SIZE);
685	STAM_PROFILE_STOP(&pPool->StatZeroPage, z);
686	pPage->cPresent = 0;
687	pPage->iFirstPresent = NIL_PGMPOOL_PRESENT_INDEX;
688	}
689	}
690	RT_FALL_THRU();
691	default:
692	#ifdef PGM_WITH_LARGE_PAGES
693	default_case:
694	#endif
695	Assert(!pPage->cModifications \|\| ++cModifiedPages);
696	Assert(pPage->iModifiedNext == NIL_PGMPOOL_IDX \|\| pPage->cModifications);
697	Assert(pPage->iModifiedPrev == NIL_PGMPOOL_IDX \|\| pPage->cModifications);
698	pPage->iModifiedNext = NIL_PGMPOOL_IDX;
699	pPage->iModifiedPrev = NIL_PGMPOOL_IDX;
700	pPage->cModifications = 0;
701	break;
702
703	}
704	if (!--cLeft)
705	break;
706	}
707	}
708
709	#ifndef DEBUG_michael
710	AssertMsg(cModifiedPages == pPool->cModifiedPages, ("%d != %d\n", cModifiedPages, pPool->cModifiedPages));
711	#endif
712	pPool->iModifiedHead = NIL_PGMPOOL_IDX;
713	pPool->cModifiedPages = 0;
714
715	/*
716	* Clear all the GCPhys links and rebuild the phys ext free list.
717	*/
718	for (PPGMRAMRANGE pRam = pPool->CTX_SUFF(pVM)->pgm.s.CTX_SUFF(pRamRangesX);
719	pRam;
720	pRam = pRam->CTX_SUFF(pNext))
721	{
722	iPage = pRam->cb >> GUEST_PAGE_SHIFT;
723	while (iPage-- > 0)
724	PGM_PAGE_SET_TRACKING(pVM, &pRam->aPages[iPage], 0);
725	}
726
727	pPool->iPhysExtFreeHead = 0;
728	PPGMPOOLPHYSEXT paPhysExts = pPool->CTX_SUFF(paPhysExts);
729	const unsigned cMaxPhysExts = pPool->cMaxPhysExts;
730	for (unsigned i = 0; i < cMaxPhysExts; i++)
731	{
732	paPhysExts[i].iNext = i + 1;
733	paPhysExts[i].aidx[0] = NIL_PGMPOOL_IDX;
734	paPhysExts[i].apte[0] = NIL_PGMPOOL_PHYSEXT_IDX_PTE;
735	paPhysExts[i].aidx[1] = NIL_PGMPOOL_IDX;
736	paPhysExts[i].apte[1] = NIL_PGMPOOL_PHYSEXT_IDX_PTE;
737	paPhysExts[i].aidx[2] = NIL_PGMPOOL_IDX;
738	paPhysExts[i].apte[2] = NIL_PGMPOOL_PHYSEXT_IDX_PTE;
739	}
740	paPhysExts[cMaxPhysExts - 1].iNext = NIL_PGMPOOL_PHYSEXT_INDEX;
741
742
743	#ifdef PGMPOOL_WITH_OPTIMIZED_DIRTY_PT
744	/* Reset all dirty pages to reactivate the page monitoring. */
745	/* Note: we must do this after clearing all page references and shadow page tables as there might be stale references to
746	* recently removed MMIO ranges around that might otherwise end up asserting in pgmPoolTracDerefGCPhysHint
747	*/
748	for (unsigned i = 0; i < RT_ELEMENTS(pPool->aDirtyPages); i++)
749	{
750	unsigned idxPage = pPool->aidxDirtyPages[i];
751	if (idxPage == NIL_PGMPOOL_IDX)
752	continue;
753
754	PPGMPOOLPAGE pPage = &pPool->aPages[idxPage];
755	Assert(pPage->idx == idxPage);
756	Assert(pPage->iMonitoredNext == NIL_PGMPOOL_IDX && pPage->iMonitoredPrev == NIL_PGMPOOL_IDX);
757
758	AssertMsg(pPage->fDirty, ("Page %RGp (slot=%d) not marked dirty!", pPage->GCPhys, i));
759
760	Log(("Reactivate dirty page %RGp\n", pPage->GCPhys));
761
762	/* First write protect the page again to catch all write accesses. (before checking for changes -> SMP) */
763	int rc = PGMHandlerPhysicalReset(pVM, pPage->GCPhys & ~(RTGCPHYS)GUEST_PAGE_OFFSET_MASK);
764	AssertRCSuccess(rc);
765	pPage->fDirty = false;
766
767	pPool->aidxDirtyPages[i] = NIL_PGMPOOL_IDX;
768	}
769
770	/* Clear all dirty pages. */
771	pPool->idxFreeDirtyPage = 0;
772	pPool->cDirtyPages = 0;
773	#endif
774
775	/* Clear the PGM_SYNC_CLEAR_PGM_POOL flag on all VCPUs to prevent redundant flushes. */
776	for (VMCPUID idCpu = 0; idCpu < pVM->cCpus; idCpu++)
777	pVM->apCpusR3[idCpu]->pgm.s.fSyncFlags &= ~PGM_SYNC_CLEAR_PGM_POOL;
778
779	/* Flush job finished. */
780	VM_FF_CLEAR(pVM, VM_FF_PGM_POOL_FLUSH_PENDING);
781	pPool->cPresent = 0;
782	PGM_UNLOCK(pVM);
783
784	PGM_INVL_ALL_VCPU_TLBS(pVM);
785
786	if (fpvFlushRemTlb)
787	for (VMCPUID idCpu = 0; idCpu < pVM->cCpus; idCpu++)
788	CPUMSetChangedFlags(pVM->apCpusR3[idCpu], CPUM_CHANGED_GLOBAL_TLB_FLUSH);
789
790	STAM_PROFILE_STOP(&pPool->StatClearAll, c);
791	return VINF_SUCCESS;
792	}
793
794
795	/**
796	* Clears the shadow page pool.
797	*
798	* @param pVM The cross context VM structure.
799	* @param fFlushRemTlb When set, the REM TLB is scheduled for flushing as
800	* well.
801	*/
802	void pgmR3PoolClearAll(PVM pVM, bool fFlushRemTlb)
803	{
804	int rc = VMMR3EmtRendezvous(pVM, VMMEMTRENDEZVOUS_FLAGS_TYPE_ONCE, pgmR3PoolClearAllRendezvous, &fFlushRemTlb);
805	AssertRC(rc);
806	}
807
808
809	/**
810	* Stringifies a PGMPOOLACCESS value.
811	*/
812	static const char *pgmPoolPoolAccessToStr(uint8_t enmAccess)
813	{
814	switch ((PGMPOOLACCESS)enmAccess)
815	{
816	case PGMPOOLACCESS_DONTCARE: return "DONTCARE";
817	case PGMPOOLACCESS_USER_RW: return "USER_RW";
818	case PGMPOOLACCESS_USER_R: return "USER_R";
819	case PGMPOOLACCESS_USER_RW_NX: return "USER_RW_NX";
820	case PGMPOOLACCESS_USER_R_NX: return "USER_R_NX";
821	case PGMPOOLACCESS_SUPERVISOR_RW: return "SUPERVISOR_RW";
822	case PGMPOOLACCESS_SUPERVISOR_R: return "SUPERVISOR_R";
823	case PGMPOOLACCESS_SUPERVISOR_RW_NX: return "SUPERVISOR_RW_NX";
824	case PGMPOOLACCESS_SUPERVISOR_R_NX: return "SUPERVISOR_R_NX";
825	}
826	return "Unknown Access";
827	}
828
829
830	/**
831	* Stringifies a PGMPOOLKIND value.
832	*/
833	static const char *pgmPoolPoolKindToStr(uint8_t enmKind)
834	{
835	switch ((PGMPOOLKIND)enmKind)
836	{
837	case PGMPOOLKIND_INVALID:
838	return "INVALID";
839	case PGMPOOLKIND_FREE:
840	return "FREE";
841	case PGMPOOLKIND_32BIT_PT_FOR_PHYS:
842	return "32BIT_PT_FOR_PHYS";
843	case PGMPOOLKIND_32BIT_PT_FOR_32BIT_PT:
844	return "32BIT_PT_FOR_32BIT_PT";
845	case PGMPOOLKIND_32BIT_PT_FOR_32BIT_4MB:
846	return "32BIT_PT_FOR_32BIT_4MB";
847	case PGMPOOLKIND_PAE_PT_FOR_PHYS:
848	return "PAE_PT_FOR_PHYS";
849	case PGMPOOLKIND_PAE_PT_FOR_32BIT_PT:
850	return "PAE_PT_FOR_32BIT_PT";
851	case PGMPOOLKIND_PAE_PT_FOR_32BIT_4MB:
852	return "PAE_PT_FOR_32BIT_4MB";
853	case PGMPOOLKIND_PAE_PT_FOR_PAE_PT:
854	return "PAE_PT_FOR_PAE_PT";
855	case PGMPOOLKIND_PAE_PT_FOR_PAE_2MB:
856	return "PAE_PT_FOR_PAE_2MB";
857	case PGMPOOLKIND_32BIT_PD:
858	return "32BIT_PD";
859	case PGMPOOLKIND_32BIT_PD_PHYS:
860	return "32BIT_PD_PHYS";
861	case PGMPOOLKIND_PAE_PD0_FOR_32BIT_PD:
862	return "PAE_PD0_FOR_32BIT_PD";
863	case PGMPOOLKIND_PAE_PD1_FOR_32BIT_PD:
864	return "PAE_PD1_FOR_32BIT_PD";
865	case PGMPOOLKIND_PAE_PD2_FOR_32BIT_PD:
866	return "PAE_PD2_FOR_32BIT_PD";
867	case PGMPOOLKIND_PAE_PD3_FOR_32BIT_PD:
868	return "PAE_PD3_FOR_32BIT_PD";
869	case PGMPOOLKIND_PAE_PD_FOR_PAE_PD:
870	return "PAE_PD_FOR_PAE_PD";
871	case PGMPOOLKIND_PAE_PD_PHYS:
872	return "PAE_PD_PHYS";
873	case PGMPOOLKIND_PAE_PDPT_FOR_32BIT:
874	return "PAE_PDPT_FOR_32BIT";
875	case PGMPOOLKIND_PAE_PDPT:
876	return "PAE_PDPT";
877	case PGMPOOLKIND_PAE_PDPT_PHYS:
878	return "PAE_PDPT_PHYS";
879	case PGMPOOLKIND_64BIT_PDPT_FOR_64BIT_PDPT:
880	return "64BIT_PDPT_FOR_64BIT_PDPT";
881	case PGMPOOLKIND_64BIT_PDPT_FOR_PHYS:
882	return "64BIT_PDPT_FOR_PHYS";
883	case PGMPOOLKIND_64BIT_PD_FOR_64BIT_PD:
884	return "64BIT_PD_FOR_64BIT_PD";
885	case PGMPOOLKIND_64BIT_PD_FOR_PHYS:
886	return "64BIT_PD_FOR_PHYS";
887	case PGMPOOLKIND_64BIT_PML4:
888	return "64BIT_PML4";
889	case PGMPOOLKIND_EPT_PDPT_FOR_PHYS:
890	return "EPT_PDPT_FOR_PHYS";
891	case PGMPOOLKIND_EPT_PD_FOR_PHYS:
892	return "EPT_PD_FOR_PHYS";
893	case PGMPOOLKIND_EPT_PT_FOR_PHYS:
894	return "EPT_PT_FOR_PHYS";
895	case PGMPOOLKIND_ROOT_NESTED:
896	return "ROOT_NESTED";
897	case PGMPOOLKIND_EPT_PT_FOR_EPT_PT:
898	return "EPT_PT_FOR_EPT_PT";
899	case PGMPOOLKIND_EPT_PT_FOR_EPT_2MB:
900	return "EPT_PT_FOR_EPT_2MB";
901	case PGMPOOLKIND_EPT_PD_FOR_EPT_PD:
902	return "EPT_PD_FOR_EPT_PD";
903	case PGMPOOLKIND_EPT_PDPT_FOR_EPT_PDPT:
904	return "EPT_PDPT_FOR_EPT_PDPT";
905	case PGMPOOLKIND_EPT_PML4_FOR_EPT_PML4:
906	return "EPT_PML4_FOR_EPT_PML4";
907	}
908	return "Unknown kind!";
909	}
910
911
912	/**
913	* Protect all pgm pool page table entries to monitor writes
914	*
915	* @param pVM The cross context VM structure.
916	*
917	* @remarks ASSUMES the caller will flush all TLBs!!
918	*/
919	void pgmR3PoolWriteProtectPages(PVM pVM)
920	{
921	PGM_LOCK_ASSERT_OWNER(pVM);
922	PPGMPOOL pPool = pVM->pgm.s.CTX_SUFF(pPool);
923	unsigned cLeft = pPool->cUsedPages;
924	unsigned iPage = pPool->cCurPages;
925	while (--iPage >= PGMPOOL_IDX_FIRST)
926	{
927	PPGMPOOLPAGE pPage = &pPool->aPages[iPage];
928	if ( pPage->GCPhys != NIL_RTGCPHYS
929	&& pPage->cPresent)
930	{
931	union
932	{
933	void *pv;
934	PX86PT pPT;
935	PPGMSHWPTPAE pPTPae;
936	PEPTPT pPTEpt;
937	} uShw;
938	uShw.pv = PGMPOOL_PAGE_2_PTR(pVM, pPage);
939
940	switch (pPage->enmKind)
941	{
942	/*
943	* We only care about shadow page tables.
944	*/
945	case PGMPOOLKIND_32BIT_PT_FOR_32BIT_PT:
946	case PGMPOOLKIND_32BIT_PT_FOR_32BIT_4MB:
947	case PGMPOOLKIND_32BIT_PT_FOR_PHYS:
948	for (unsigned iShw = 0; iShw < RT_ELEMENTS(uShw.pPT->a); iShw++)
949	if (uShw.pPT->a[iShw].u & X86_PTE_P)
950	uShw.pPT->a[iShw].u = ~(X86PGUINT)X86_PTE_RW;
951	break;
952
953	case PGMPOOLKIND_PAE_PT_FOR_32BIT_PT:
954	case PGMPOOLKIND_PAE_PT_FOR_32BIT_4MB:
955	case PGMPOOLKIND_PAE_PT_FOR_PAE_PT:
956	case PGMPOOLKIND_PAE_PT_FOR_PAE_2MB:
957	case PGMPOOLKIND_PAE_PT_FOR_PHYS:
958	for (unsigned iShw = 0; iShw < RT_ELEMENTS(uShw.pPTPae->a); iShw++)
959	if (PGMSHWPTEPAE_IS_P(uShw.pPTPae->a[iShw]))
960	PGMSHWPTEPAE_SET_RO(uShw.pPTPae->a[iShw]);
961	break;
962
963	case PGMPOOLKIND_EPT_PT_FOR_PHYS:
964	for (unsigned iShw = 0; iShw < RT_ELEMENTS(uShw.pPTEpt->a); iShw++)
965	if (uShw.pPTEpt->a[iShw].u & EPT_E_READ)
966	uShw.pPTEpt->a[iShw].u &= ~(X86PGPAEUINT)EPT_E_WRITE;
967	break;
968
969	default:
970	break;
971	}
972	if (!--cLeft)
973	break;
974	}
975	}
976	}
977
978
979	/**
980	* @callback_method_impl{FNDBGFHANDLERINT, pgmpoolpages}
981	*/
982	static DECLCALLBACK(void) pgmR3PoolInfoPages(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
983	{
984	RT_NOREF(pszArgs);
985
986	PPGMPOOL const pPool = pVM->pgm.s.CTX_SUFF(pPool);
987	unsigned const cPages = pPool->cCurPages;
988	unsigned cLeft = pPool->cUsedPages;
989	for (unsigned iPage = 0; iPage < cPages; iPage++)
990	{
991	PGMPOOLPAGE volatile const pPage = (PGMPOOLPAGE volatile const )&pPool->aPages[iPage];
992	RTGCPHYS const GCPhys = pPage->GCPhys;
993	uint8_t const enmKind = pPage->enmKind;
994	if ( enmKind != PGMPOOLKIND_INVALID
995	&& enmKind != PGMPOOLKIND_FREE)
996	{
997	pHlp->pfnPrintf(pHlp, "#%04x: HCPhys=%RHp GCPhys=%RGp %s %s %s%s%s\n",
998	iPage, pPage->Core.Key, GCPhys, pPage->fA20Enabled ? "A20 " : "!A20",
999	pgmPoolPoolKindToStr(enmKind),
1000	pPage->enmAccess == PGMPOOLACCESS_DONTCARE ? "" : pgmPoolPoolAccessToStr(pPage->enmAccess),
1001	pPage->fCached ? " cached" : "", pPage->fMonitored ? " monitored" : "");
1002	if (!--cLeft)
1003	break;
1004	}
1005	}
1006	}
1007
1008
1009	/**
1010	* @callback_method_impl{FNDBGFHANDLERINT, pgmpoolroots}
1011	*/
1012	static DECLCALLBACK(void) pgmR3PoolInfoRoots(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
1013	{
1014	RT_NOREF(pszArgs);
1015
1016	PPGMPOOL const pPool = pVM->pgm.s.CTX_SUFF(pPool);
1017	unsigned const cPages = pPool->cCurPages;
1018	unsigned cLeft = pPool->cUsedPages;
1019	for (unsigned iPage = 0; iPage < cPages; iPage++)
1020	{
1021	PGMPOOLPAGE volatile const pPage = (PGMPOOLPAGE volatile const )&pPool->aPages[iPage];
1022	RTGCPHYS const GCPhys = pPage->GCPhys;
1023	if (GCPhys != NIL_RTGCPHYS)
1024	{
1025	uint8_t const enmKind = pPage->enmKind;
1026	switch (enmKind)
1027	{
1028	default:
1029	break;
1030
1031	case PGMPOOLKIND_PAE_PDPT_FOR_32BIT:
1032	case PGMPOOLKIND_PAE_PDPT:
1033	case PGMPOOLKIND_PAE_PDPT_PHYS:
1034	case PGMPOOLKIND_64BIT_PML4:
1035	case PGMPOOLKIND_ROOT_NESTED:
1036	case PGMPOOLKIND_EPT_PML4_FOR_EPT_PML4:
1037	pHlp->pfnPrintf(pHlp, "#%04x: HCPhys=%RHp GCPhys=%RGp %s %s %s\n",
1038	iPage, pPage->Core.Key, GCPhys, pPage->fA20Enabled ? "A20 " : "!A20",
1039	pgmPoolPoolKindToStr(enmKind), pPage->fMonitored ? " monitored" : "");
1040	break;
1041	}
1042	if (!--cLeft)
1043	break;
1044	}
1045	}
1046	}
1047
1048	#ifdef VBOX_WITH_DEBUGGER
1049
1050	/**
1051	* Helper for pgmR3PoolCmdCheck that reports an error.
1052	*/
1053	static void pgmR3PoolCheckError(PPGMPOOLCHECKERSTATE pState, const char *pszFormat, ...)
1054	{
1055	if (pState->fFirstMsg)
1056	{
1057	DBGCCmdHlpPrintf(pState->pCmdHlp, "Checking pool page #%i for %RGp %s\n",
1058	pState->pPage->idx, pState->pPage->GCPhys, pgmPoolPoolKindToStr(pState->pPage->enmKind));
1059	pState->fFirstMsg = false;
1060	}
1061
1062	++pState->cErrors;
1063
1064	va_list va;
1065	va_start(va, pszFormat);
1066	pState->pCmdHlp->pfnPrintfV(pState->pCmdHlp, NULL, pszFormat, va);
1067	va_end(va);
1068	}
1069
1070
1071	/**
1072	* @callback_method_impl{FNDBGCCMD, The '.pgmpoolcheck' command.}
1073	*/
1074	static DECLCALLBACK(int) pgmR3PoolCmdCheck(PCDBGCCMD pCmd, PDBGCCMDHLP pCmdHlp, PUVM pUVM, PCDBGCVAR paArgs, unsigned cArgs)
1075	{
1076	DBGC_CMDHLP_REQ_UVM_RET(pCmdHlp, pCmd, pUVM);
1077	PVM pVM = pUVM->pVM;
1078	VM_ASSERT_VALID_EXT_RETURN(pVM, VERR_INVALID_VM_HANDLE);
1079	DBGC_CMDHLP_ASSERT_PARSER_RET(pCmdHlp, pCmd, -1, cArgs == 0);
1080	NOREF(paArgs);
1081
1082	PGM_LOCK_VOID(pVM);
1083	PPGMPOOL pPool = pVM->pgm.s.CTX_SUFF(pPool);
1084	PGMPOOLCHECKERSTATE State = { pCmdHlp, pVM, pPool, NULL, true, 0 };
1085	for (unsigned i = 0; i < pPool->cCurPages; i++)
1086	{
1087	PPGMPOOLPAGE pPage = &pPool->aPages[i];
1088	State.pPage = pPage;
1089	State.fFirstMsg = true;
1090
1091	if (pPage->idx != i)
1092	pgmR3PoolCheckError(&State, "Invalid idx value: %#x, expected %#x", pPage->idx, i);
1093
1094	if (pPage->enmKind == PGMPOOLKIND_FREE)
1095	continue;
1096	if (pPage->enmKind > PGMPOOLKIND_LAST \|\| pPage->enmKind <= PGMPOOLKIND_INVALID)
1097	{
1098	if (pPage->enmKind != PGMPOOLKIND_INVALID \|\| pPage->idx != 0)
1099	pgmR3PoolCheckError(&State, "Invalid enmKind value: %#x\n", pPage->enmKind);
1100	continue;
1101	}
1102
1103	void const *pvGuestPage = NULL;
1104	PGMPAGEMAPLOCK LockPage;
1105	if ( pPage->enmKind != PGMPOOLKIND_EPT_PDPT_FOR_PHYS
1106	&& pPage->enmKind != PGMPOOLKIND_EPT_PD_FOR_PHYS
1107	&& pPage->enmKind != PGMPOOLKIND_EPT_PT_FOR_PHYS
1108	&& pPage->enmKind != PGMPOOLKIND_ROOT_NESTED)
1109	{
1110	int rc = PGMPhysGCPhys2CCPtrReadOnly(pVM, pPage->GCPhys, &pvGuestPage, &LockPage);
1111	if (RT_FAILURE(rc))
1112	{
1113	pgmR3PoolCheckError(&State, "PGMPhysGCPhys2CCPtrReadOnly failed for %RGp: %Rrc\n", pPage->GCPhys, rc);
1114	continue;
1115	}
1116	}
1117	# define HCPHYS_TO_POOL_PAGE(a_HCPhys) (PPGMPOOLPAGE)RTAvloHCPhysGet(&pPool->HCPhysTree, (a_HCPhys))
1118
1119	/*
1120	* Check if something obvious is out of sync.
1121	*/
1122	switch (pPage->enmKind)
1123	{
1124	case PGMPOOLKIND_PAE_PT_FOR_PAE_PT:
1125	{
1126	PCPGMSHWPTPAE const pShwPT = (PCPGMSHWPTPAE)PGMPOOL_PAGE_2_PTR(pPool->CTX_SUFF(pVM), pPage);
1127	PCX86PDPAE const pGstPT = (PCX86PDPAE)pvGuestPage;
1128	for (unsigned j = 0; j < RT_ELEMENTS(pShwPT->a); j++)
1129	if (PGMSHWPTEPAE_IS_P(pShwPT->a[j]))
1130	{
1131	RTHCPHYS HCPhys = NIL_RTHCPHYS;
1132	int rc = PGMPhysGCPhys2HCPhys(pPool->CTX_SUFF(pVM), pGstPT->a[j].u & X86_PTE_PAE_PG_MASK, &HCPhys);
1133	if ( rc != VINF_SUCCESS
1134	\|\| PGMSHWPTEPAE_GET_HCPHYS(pShwPT->a[j]) != HCPhys)
1135	pgmR3PoolCheckError(&State, "Mismatch HCPhys: rc=%Rrc idx=%#x guest %RX64 shw=%RX64 vs %RHp\n",
1136	rc, j, pGstPT->a[j].u, PGMSHWPTEPAE_GET_LOG(pShwPT->a[j]), HCPhys);
1137	else if ( PGMSHWPTEPAE_IS_RW(pShwPT->a[j])
1138	&& !(pGstPT->a[j].u & X86_PTE_RW))
1139	pgmR3PoolCheckError(&State, "Mismatch r/w gst/shw: idx=%#x guest %RX64 shw=%RX64 vs %RHp\n",
1140	j, pGstPT->a[j].u, PGMSHWPTEPAE_GET_LOG(pShwPT->a[j]), HCPhys);
1141	}
1142	break;
1143	}
1144
1145	case PGMPOOLKIND_EPT_PT_FOR_EPT_PT:
1146	{
1147	PCEPTPT const pShwPT = (PCEPTPT)PGMPOOL_PAGE_2_PTR(pPool->CTX_SUFF(pVM), pPage);
1148	PCEPTPT const pGstPT = (PCEPTPT)pvGuestPage;
1149	for (unsigned j = 0; j < RT_ELEMENTS(pShwPT->a); j++)
1150	{
1151	uint64_t const uShw = pShwPT->a[j].u;
1152	if (uShw & EPT_PRESENT_MASK)
1153	{
1154	uint64_t const uGst = pGstPT->a[j].u;
1155	RTHCPHYS HCPhys = NIL_RTHCPHYS;
1156	int rc = PGMPhysGCPhys2HCPhys(pPool->CTX_SUFF(pVM), uGst & EPT_E_PG_MASK, &HCPhys);
1157	if ( rc != VINF_SUCCESS
1158	\|\| (uShw & EPT_E_PG_MASK) != HCPhys)
1159	pgmR3PoolCheckError(&State, "Mismatch HCPhys: rc=%Rrc idx=%#x guest %RX64 shw=%RX64 vs %RHp\n",
1160	rc, j, uGst, uShw, HCPhys);
1161	if ( (uShw & (EPT_E_READ \| EPT_E_WRITE \| EPT_E_EXECUTE))
1162	!= (EPT_E_READ \| EPT_E_WRITE \| EPT_E_EXECUTE)
1163	&& ( ((uShw & EPT_E_READ) && !(uGst & EPT_E_READ))
1164	\|\| ((uShw & EPT_E_WRITE) && !(uGst & EPT_E_WRITE))
1165	\|\| ((uShw & EPT_E_EXECUTE) && !(uGst & EPT_E_EXECUTE)) ) )
1166	pgmR3PoolCheckError(&State, "Mismatch r/w/x: idx=%#x guest %RX64 shw=%RX64\n", j, uGst, uShw);
1167	}
1168	}
1169	break;
1170	}
1171
1172	case PGMPOOLKIND_EPT_PT_FOR_EPT_2MB:
1173	{
1174	PCEPTPT const pShwPT = (PCEPTPT)PGMPOOL_PAGE_2_PTR(pPool->CTX_SUFF(pVM), pPage);
1175	for (unsigned j = 0; j < RT_ELEMENTS(pShwPT->a); j++)
1176	{
1177	uint64_t const uShw = pShwPT->a[j].u;
1178	if (uShw & EPT_E_LEAF)
1179	pgmR3PoolCheckError(&State, "Leafness-error: idx=%#x shw=%RX64 (2MB)\n", j, uShw);
1180	else if (uShw & EPT_PRESENT_MASK)
1181	{
1182	RTGCPHYS const GCPhysSubPage = pPage->GCPhys \| (j << PAGE_SHIFT);
1183	RTHCPHYS HCPhys = NIL_RTHCPHYS;
1184	int rc = PGMPhysGCPhys2HCPhys(pPool->CTX_SUFF(pVM), GCPhysSubPage, &HCPhys);
1185	if ( rc != VINF_SUCCESS
1186	\|\| (uShw & EPT_E_PG_MASK) != HCPhys)
1187	pgmR3PoolCheckError(&State, "Mismatch HCPhys: rc=%Rrc idx=%#x guest %RX64 shw=%RX64 vs %RHp\n",
1188	rc, j, GCPhysSubPage, uShw, HCPhys);
1189	}
1190	}
1191	break;
1192	}
1193
1194	case PGMPOOLKIND_EPT_PD_FOR_EPT_PD:
1195	{
1196	PCEPTPD const pShwPD = (PCEPTPD)PGMPOOL_PAGE_2_PTR(pPool->CTX_SUFF(pVM), pPage);
1197	PCEPTPD const pGstPD = (PCEPTPD)pvGuestPage;
1198	for (unsigned j = 0; j < RT_ELEMENTS(pShwPD->a); j++)
1199	{
1200	uint64_t const uShw = pShwPD->a[j].u;
1201	if (uShw & EPT_PRESENT_MASK)
1202	{
1203	uint64_t const uGst = pGstPD->a[j].u;
1204	if (uShw & EPT_E_LEAF)
1205	{
1206	if (!(uGst & EPT_E_LEAF))
1207	pgmR3PoolCheckError(&State, "Leafness-mismatch: idx=%#x guest %RX64 shw=%RX64\n", j, uGst, uShw);
1208	else
1209	{
1210	RTHCPHYS HCPhys = NIL_RTHCPHYS;
1211	int rc = PGMPhysGCPhys2HCPhys(pPool->CTX_SUFF(pVM), uGst & EPT_PDE2M_PG_MASK, &HCPhys);
1212	if ( rc != VINF_SUCCESS
1213	\|\| (uShw & EPT_E_PG_MASK) != HCPhys)
1214	pgmR3PoolCheckError(&State, "Mismatch HCPhys: rc=%Rrc idx=%#x guest %RX64 shw=%RX64 vs %RHp (2MB)\n",
1215	rc, j, uGst, uShw, HCPhys);
1216	}
1217	}
1218	else
1219	{
1220	PPGMPOOLPAGE pSubPage = HCPHYS_TO_POOL_PAGE(uShw & EPT_E_PG_MASK);
1221	if (pSubPage)
1222	{
1223	if ( pSubPage->enmKind != PGMPOOLKIND_EPT_PT_FOR_EPT_PT
1224	&& pSubPage->enmKind != PGMPOOLKIND_EPT_PT_FOR_EPT_2MB)
1225	pgmR3PoolCheckError(&State, "Wrong sub-table type: idx=%#x guest %RX64 shw=%RX64: idxSub=%#x %s\n",
1226	j, uGst, uShw, pSubPage->idx, pgmPoolPoolKindToStr(pSubPage->enmKind));
1227	if (pSubPage->fA20Enabled != pPage->fA20Enabled)
1228	pgmR3PoolCheckError(&State, "Wrong sub-table A20: idx=%#x guest %RX64 shw=%RX64: idxSub=%#x A20=%d, expected %d\n",
1229	j, uGst, uShw, pSubPage->idx, pSubPage->fA20Enabled, pPage->fA20Enabled);
1230	if (pSubPage->GCPhys != (uGst & EPT_E_PG_MASK))
1231	pgmR3PoolCheckError(&State, "Wrong sub-table GCPhys: idx=%#x guest %RX64 shw=%RX64: GCPhys=%#RGp idxSub=%#x\n",
1232	j, uGst, uShw, pSubPage->GCPhys, pSubPage->idx);
1233	}
1234	else
1235	pgmR3PoolCheckError(&State, "sub table not found: idx=%#x shw=%RX64\n", j, uShw);
1236	}
1237	if ( (uShw & (EPT_E_READ \| EPT_E_WRITE \| EPT_E_EXECUTE))
1238	!= (EPT_E_READ \| EPT_E_WRITE \| EPT_E_EXECUTE)
1239	&& ( ((uShw & EPT_E_READ) && !(uGst & EPT_E_READ))
1240	\|\| ((uShw & EPT_E_WRITE) && !(uGst & EPT_E_WRITE))
1241	\|\| ((uShw & EPT_E_EXECUTE) && !(uGst & EPT_E_EXECUTE)) ) )
1242	pgmR3PoolCheckError(&State, "Mismatch r/w/x: idx=%#x guest %RX64 shw=%RX64\n",
1243	j, uGst, uShw);
1244	}
1245	}
1246	break;
1247	}
1248
1249	case PGMPOOLKIND_EPT_PDPT_FOR_EPT_PDPT:
1250	{
1251	PCEPTPDPT const pShwPDPT = (PCEPTPDPT)PGMPOOL_PAGE_2_PTR(pPool->CTX_SUFF(pVM), pPage);
1252	PCEPTPDPT const pGstPDPT = (PCEPTPDPT)pvGuestPage;
1253	for (unsigned j = 0; j < RT_ELEMENTS(pShwPDPT->a); j++)
1254	{
1255	uint64_t const uShw = pShwPDPT->a[j].u;
1256	if (uShw & EPT_PRESENT_MASK)
1257	{
1258	uint64_t const uGst = pGstPDPT->a[j].u;
1259	if (uShw & EPT_E_LEAF)
1260	pgmR3PoolCheckError(&State, "No 1GiB shadow pages: idx=%#x guest %RX64 shw=%RX64\n", j, uGst, uShw);
1261	else
1262	{
1263	PPGMPOOLPAGE pSubPage = HCPHYS_TO_POOL_PAGE(uShw & EPT_E_PG_MASK);
1264	if (pSubPage)
1265	{
1266	if (pSubPage->enmKind != PGMPOOLKIND_EPT_PD_FOR_EPT_PD)
1267	pgmR3PoolCheckError(&State, "Wrong sub-table type: idx=%#x guest %RX64 shw=%RX64: idxSub=%#x %s\n",
1268	j, uGst, uShw, pSubPage->idx, pgmPoolPoolKindToStr(pSubPage->enmKind));
1269	if (pSubPage->fA20Enabled != pPage->fA20Enabled)
1270	pgmR3PoolCheckError(&State, "Wrong sub-table A20: idx=%#x guest %RX64 shw=%RX64: idxSub=%#x A20=%d, expected %d\n",
1271	j, uGst, uShw, pSubPage->idx, pSubPage->fA20Enabled, pPage->fA20Enabled);
1272	if (pSubPage->GCPhys != (uGst & EPT_E_PG_MASK))
1273	pgmR3PoolCheckError(&State, "Wrong sub-table GCPhys: idx=%#x guest %RX64 shw=%RX64: GCPhys=%#RGp idxSub=%#x\n",
1274	j, uGst, uShw, pSubPage->GCPhys, pSubPage->idx);
1275	}
1276	else
1277	pgmR3PoolCheckError(&State, "sub table not found: idx=%#x shw=%RX64\n", j, uShw);
1278
1279	}
1280	if ( (uShw & (EPT_E_READ \| EPT_E_WRITE \| EPT_E_EXECUTE))
1281	!= (EPT_E_READ \| EPT_E_WRITE \| EPT_E_EXECUTE)
1282	&& ( ((uShw & EPT_E_READ) && !(uGst & EPT_E_READ))
1283	\|\| ((uShw & EPT_E_WRITE) && !(uGst & EPT_E_WRITE))
1284	\|\| ((uShw & EPT_E_EXECUTE) && !(uGst & EPT_E_EXECUTE)) ) )
1285	pgmR3PoolCheckError(&State, "Mismatch r/w/x: idx=%#x guest %RX64 shw=%RX64\n",
1286	j, uGst, uShw);
1287	}
1288	}
1289	break;
1290	}
1291
1292	case PGMPOOLKIND_EPT_PML4_FOR_EPT_PML4:
1293	{
1294	PCEPTPML4 const pShwPML4 = (PCEPTPML4)PGMPOOL_PAGE_2_PTR(pPool->CTX_SUFF(pVM), pPage);
1295	PCEPTPML4 const pGstPML4 = (PCEPTPML4)pvGuestPage;
1296	for (unsigned j = 0; j < RT_ELEMENTS(pShwPML4->a); j++)
1297	{
1298	uint64_t const uShw = pShwPML4->a[j].u;
1299	if (uShw & EPT_PRESENT_MASK)
1300	{
1301	uint64_t const uGst = pGstPML4->a[j].u;
1302	if (uShw & EPT_E_LEAF)
1303	pgmR3PoolCheckError(&State, "No 0.5TiB shadow pages: idx=%#x guest %RX64 shw=%RX64\n", j, uGst, uShw);
1304	else
1305	{
1306	PPGMPOOLPAGE pSubPage = HCPHYS_TO_POOL_PAGE(uShw & EPT_E_PG_MASK);
1307	if (pSubPage)
1308	{
1309	if (pSubPage->enmKind != PGMPOOLKIND_EPT_PDPT_FOR_EPT_PDPT)
1310	pgmR3PoolCheckError(&State, "Wrong sub-table type: idx=%#x guest %RX64 shw=%RX64: idxSub=%#x %s\n",
1311	j, uGst, uShw, pSubPage->idx, pgmPoolPoolKindToStr(pSubPage->enmKind));
1312	if (pSubPage->fA20Enabled != pPage->fA20Enabled)
1313	pgmR3PoolCheckError(&State, "Wrong sub-table A20: idx=%#x guest %RX64 shw=%RX64: idxSub=%#x A20=%d, expected %d\n",
1314	j, uGst, uShw, pSubPage->idx, pSubPage->fA20Enabled, pPage->fA20Enabled);
1315	if (pSubPage->GCPhys != (uGst & EPT_E_PG_MASK))
1316	pgmR3PoolCheckError(&State, "Wrong sub-table GCPhys: idx=%#x guest %RX64 shw=%RX64: GCPhys=%#RGp idxSub=%#x\n",
1317	j, uGst, uShw, pSubPage->GCPhys, pSubPage->idx);
1318	}
1319	else
1320	pgmR3PoolCheckError(&State, "sub table not found: idx=%#x shw=%RX64\n", j, uShw);
1321
1322	}
1323	if ( (uShw & (EPT_E_READ \| EPT_E_WRITE \| EPT_E_EXECUTE))
1324	!= (EPT_E_READ \| EPT_E_WRITE \| EPT_E_EXECUTE)
1325	&& ( ((uShw & EPT_E_READ) && !(uGst & EPT_E_READ))
1326	\|\| ((uShw & EPT_E_WRITE) && !(uGst & EPT_E_WRITE))
1327	\|\| ((uShw & EPT_E_EXECUTE) && !(uGst & EPT_E_EXECUTE)) ) )
1328	pgmR3PoolCheckError(&State, "Mismatch r/w/x: idx=%#x guest %RX64 shw=%RX64\n",
1329	j, uGst, uShw);
1330	}
1331	}
1332	break;
1333	}
1334	}
1335
1336	#undef HCPHYS_TO_POOL_PAGE
1337	if (pvGuestPage)
1338	PGMPhysReleasePageMappingLock(pVM, &LockPage);
1339	}
1340	PGM_UNLOCK(pVM);
1341
1342	if (State.cErrors > 0)
1343	return DBGCCmdHlpFail(pCmdHlp, pCmd, "Found %u error(s)", State.cErrors);
1344	DBGCCmdHlpPrintf(pCmdHlp, "No errors found\n");
1345	return VINF_SUCCESS;
1346	}
1347
1348	#endif /* VBOX_WITH_DEBUGGER */

Note: See TracBrowser for help on using the repository browser.

source: vbox/trunk/src/VBox/VMM/VMMR3/PGMPool.cpp@ 103014

Download in other formats: