Context Navigation

← Previous Revision
Next Revision →
Blame
Revision Log

CPUM.cpp

Last change on this file was 103752, checked in by vboxsync, 6 weeks ago
VMM/CPUMR3CpuId: Enable XSAVE for IEM, it is fully supported, enables us to run bs3-cpu-instr-3 with IEM on arm64, bugref:10614
Property svn:eol-style set to `native` Property svn:keywords set to `Id Revision`
File size: 275.9 KB

Line
1	/* $Id: CPUM.cpp 103752 2024-03-11 08:12:36Z vboxsync $ */
2	/** @file
3	* CPUM - CPU Monitor / Manager.
4	*/
5
6	/*
7	* Copyright (C) 2006-2023 Oracle and/or its affiliates.
8	*
9	* This file is part of VirtualBox base platform packages, as
10	* available from https://www.virtualbox.org.
11	*
12	* This program is free software; you can redistribute it and/or
13	* modify it under the terms of the GNU General Public License
14	* as published by the Free Software Foundation, in version 3 of the
15	* License.
16	*
17	* This program is distributed in the hope that it will be useful, but
18	* WITHOUT ANY WARRANTY; without even the implied warranty of
19	* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
20	* General Public License for more details.
21	*
22	* You should have received a copy of the GNU General Public License
23	* along with this program; if not, see <https://www.gnu.org/licenses>.
24	*
25	* SPDX-License-Identifier: GPL-3.0-only
26	*/
27
28	/** @page pg_cpum CPUM - CPU Monitor / Manager
29	*
30	* The CPU Monitor / Manager keeps track of all the CPU registers. It is
31	* also responsible for lazy FPU handling and some of the context loading
32	* in raw mode.
33	*
34	* There are three CPU contexts, the most important one is the guest one (GC).
35	* When running in raw-mode (RC) there is a special hyper context for the VMM
36	* part that floats around inside the guest address space. When running in
37	* raw-mode, CPUM also maintains a host context for saving and restoring
38	* registers across world switches. This latter is done in cooperation with the
39	* world switcher (@see pg_vmm).
40	*
41	* @see grp_cpum
42	*
43	* @section sec_cpum_fpu FPU / SSE / AVX / ++ state.
44	*
45	* TODO: proper write up, currently just some notes.
46	*
47	* The ring-0 FPU handling per OS:
48	*
49	* - 64-bit Windows uses XMM registers in the kernel as part of the calling
50	* convention (Visual C++ doesn't seem to have a way to disable
51	* generating such code either), so CR0.TS/EM are always zero from what I
52	* can tell. We are also forced to always load/save the guest XMM0-XMM15
53	* registers when entering/leaving guest context. Interrupt handlers
54	* using FPU/SSE will offically have call save and restore functions
55	* exported by the kernel, if the really really have to use the state.
56	*
57	* - 32-bit windows does lazy FPU handling, I think, probably including
58	* lazying saving. The Windows Internals book states that it's a bad
59	* idea to use the FPU in kernel space. However, it looks like it will
60	* restore the FPU state of the current thread in case of a kernel \#NM.
61	* Interrupt handlers should be same as for 64-bit.
62	*
63	* - Darwin allows taking \#NM in kernel space, restoring current thread's
64	* state if I read the code correctly. It saves the FPU state of the
65	* outgoing thread, and uses CR0.TS to lazily load the state of the
66	* incoming one. No idea yet how the FPU is treated by interrupt
67	* handlers, i.e. whether they are allowed to disable the state or
68	* something.
69	*
70	* - Linux also allows \#NM in kernel space (don't know since when), and
71	* uses CR0.TS for lazy loading. Saves outgoing thread's state, lazy
72	* loads the incoming unless configured to agressivly load it. Interrupt
73	* handlers can ask whether they're allowed to use the FPU, and may
74	* freely trash the state if Linux thinks it has saved the thread's state
75	* already. This is a problem.
76	*
77	* - Solaris will, from what I can tell, panic if it gets an \#NM in kernel
78	* context. When switching threads, the kernel will save the state of
79	* the outgoing thread and lazy load the incoming one using CR0.TS.
80	* There are a few routines in seeblk.s which uses the SSE unit in ring-0
81	* to do stuff, HAT are among the users. The routines there will
82	* manually clear CR0.TS and save the XMM registers they use only if
83	* CR0.TS was zero upon entry. They will skip it when not, because as
84	* mentioned above, the FPU state is saved when switching away from a
85	* thread and CR0.TS set to 1, so when CR0.TS is 1 there is nothing to
86	* preserve. This is a problem if we restore CR0.TS to 1 after loading
87	* the guest state.
88	*
89	* - FreeBSD - no idea yet.
90	*
91	* - OS/2 does not allow \#NMs in kernel space IIRC. Does lazy loading,
92	* possibly also lazy saving. Interrupts must preserve the CR0.TS+EM &
93	* FPU states.
94	*
95	* Up to r107425 (2016-05-24) we would only temporarily modify CR0.TS/EM while
96	* saving and restoring the host and guest states. The motivation for this
97	* change is that we want to be able to emulate SSE instruction in ring-0 (IEM).
98	*
99	* Starting with that change, we will leave CR0.TS=EM=0 after saving the host
100	* state and only restore it once we've restore the host FPU state. This has the
101	* accidental side effect of triggering Solaris to preserve XMM registers in
102	* sseblk.s. When CR0 was changed by saving the FPU state, CPUM must now inform
103	* the VT-x (HMVMX) code about it as it caches the CR0 value in the VMCS.
104	*
105	*
106	* @section sec_cpum_logging Logging Level Assignments.
107	*
108	* Following log level assignments:
109	* - Log6 is used for FPU state management.
110	* - Log7 is used for FPU state actualization.
111	*
112	*/
113
114
115	/*********************************************************************************************************************************
116	* Header Files *
117	*********************************************************************************************************************************/
118	#define LOG_GROUP LOG_GROUP_CPUM
119	#define CPUM_WITH_NONCONST_HOST_FEATURES
120	#include <VBox/vmm/cpum.h>
121	#include <VBox/vmm/cpumdis.h>
122	#include <VBox/vmm/cpumctx-v1_6.h>
123	#include <VBox/vmm/pgm.h>
124	#include <VBox/vmm/apic.h>
125	#include <VBox/vmm/mm.h>
126	#include <VBox/vmm/em.h>
127	#include <VBox/vmm/iem.h>
128	#include <VBox/vmm/selm.h>
129	#include <VBox/vmm/dbgf.h>
130	#include <VBox/vmm/hm.h>
131	#include <VBox/vmm/hmvmxinline.h>
132	#include <VBox/vmm/ssm.h>
133	#include "CPUMInternal.h"
134	#include <VBox/vmm/vm.h>
135
136	#include <VBox/param.h>
137	#include <VBox/dis.h>
138	#include <VBox/err.h>
139	#include <VBox/log.h>
140	#if defined(RT_ARCH_X86) \|\| defined(RT_ARCH_AMD64)
141	# include <iprt/asm-amd64-x86.h>
142	#endif
143	#include <iprt/assert.h>
144	#include <iprt/cpuset.h>
145	#include <iprt/mem.h>
146	#include <iprt/mp.h>
147	#include <iprt/rand.h>
148	#include <iprt/string.h>
149
150
151	/*********************************************************************************************************************************
152	* Defined Constants And Macros *
153	*********************************************************************************************************************************/
154	/**
155	* This was used in the saved state up to the early life of version 14.
156	*
157	* It indicates that we may have some out-of-sync hidden segement registers.
158	* It is only relevant for raw-mode.
159	*/
160	#define CPUM_CHANGED_HIDDEN_SEL_REGS_INVALID RT_BIT(12)
161
162
163	/** For saved state only: Block injection of non-maskable interrupts to the guest.
164	* @note This flag was moved to CPUMCTX::eflags.uBoth in v7.0.4. */
165	#define CPUM_OLD_VMCPU_FF_BLOCK_NMIS RT_BIT_64(25)
166
167
168	/*********************************************************************************************************************************
169	* Structures and Typedefs *
170	*********************************************************************************************************************************/
171
172	/**
173	* What kind of cpu info dump to perform.
174	*/
175	typedef enum CPUMDUMPTYPE
176	{
177	CPUMDUMPTYPE_TERSE,
178	CPUMDUMPTYPE_DEFAULT,
179	CPUMDUMPTYPE_VERBOSE
180	} CPUMDUMPTYPE;
181	/** Pointer to a cpu info dump type. */
182	typedef CPUMDUMPTYPE *PCPUMDUMPTYPE;
183
184	/**
185	* Map of variable-range MTRRs.
186	*/
187	typedef struct CPUMMTRRMAP
188	{
189	/** The index of the next available MTRR. */
190	uint8_t idxMtrr;
191	/** The number of usable MTRRs. */
192	uint8_t cMtrrs;
193	/** Alignment padding. */
194	uint16_t uAlign;
195	/** The number of bytes to map via these MTRRs (not including UC regions). */
196	uint64_t cbToMap;
197	/** The number of bytes mapped via these MTRRs (not including UC regions). */
198	uint64_t cbMapped;
199	/** The variable-range MTRRs. */
200	X86MTRRVAR aMtrrs[CPUMCTX_MAX_MTRRVAR_COUNT];
201	} CPUMMTRRMAP;
202	/** Pointer to a CPUM variable-range MTRR structure. */
203	typedef CPUMMTRRMAP *PCPUMMTRRMAP;
204	/** Pointer to a const CPUM variable-range MTRR structure. */
205	typedef CPUMMTRRMAP const *PCCPUMMTRRMAP;
206
207
208	/*********************************************************************************************************************************
209	* Internal Functions *
210	*********************************************************************************************************************************/
211	static DECLCALLBACK(int) cpumR3LiveExec(PVM pVM, PSSMHANDLE pSSM, uint32_t uPass);
212	static DECLCALLBACK(int) cpumR3SaveExec(PVM pVM, PSSMHANDLE pSSM);
213	static DECLCALLBACK(int) cpumR3LoadPrep(PVM pVM, PSSMHANDLE pSSM);
214	static DECLCALLBACK(int) cpumR3LoadExec(PVM pVM, PSSMHANDLE pSSM, uint32_t uVersion, uint32_t uPass);
215	static DECLCALLBACK(int) cpumR3LoadDone(PVM pVM, PSSMHANDLE pSSM);
216	static DECLCALLBACK(void) cpumR3InfoAll(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
217	static DECLCALLBACK(void) cpumR3InfoGuest(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
218	static DECLCALLBACK(void) cpumR3InfoGuestHwvirt(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
219	static DECLCALLBACK(void) cpumR3InfoGuestInstr(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
220	static DECLCALLBACK(void) cpumR3InfoHyper(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
221	static DECLCALLBACK(void) cpumR3InfoHost(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
222
223
224	/*********************************************************************************************************************************
225	* Global Variables *
226	*********************************************************************************************************************************/
227	#if defined(RT_ARCH_X86) \|\| defined(RT_ARCH_AMD64)
228	/** Host CPU features. */
229	DECL_HIDDEN_DATA(CPUHOSTFEATURES) g_CpumHostFeatures;
230	#endif
231
232	/** Saved state field descriptors for CPUMCTX. */
233	static const SSMFIELD g_aCpumCtxFields[] =
234	{
235	SSMFIELD_ENTRY( CPUMCTX, rdi),
236	SSMFIELD_ENTRY( CPUMCTX, rsi),
237	SSMFIELD_ENTRY( CPUMCTX, rbp),
238	SSMFIELD_ENTRY( CPUMCTX, rax),
239	SSMFIELD_ENTRY( CPUMCTX, rbx),
240	SSMFIELD_ENTRY( CPUMCTX, rdx),
241	SSMFIELD_ENTRY( CPUMCTX, rcx),
242	SSMFIELD_ENTRY( CPUMCTX, rsp),
243	SSMFIELD_ENTRY( CPUMCTX, rflags),
244	SSMFIELD_ENTRY( CPUMCTX, rip),
245	SSMFIELD_ENTRY( CPUMCTX, r8),
246	SSMFIELD_ENTRY( CPUMCTX, r9),
247	SSMFIELD_ENTRY( CPUMCTX, r10),
248	SSMFIELD_ENTRY( CPUMCTX, r11),
249	SSMFIELD_ENTRY( CPUMCTX, r12),
250	SSMFIELD_ENTRY( CPUMCTX, r13),
251	SSMFIELD_ENTRY( CPUMCTX, r14),
252	SSMFIELD_ENTRY( CPUMCTX, r15),
253	SSMFIELD_ENTRY( CPUMCTX, es.Sel),
254	SSMFIELD_ENTRY( CPUMCTX, es.ValidSel),
255	SSMFIELD_ENTRY( CPUMCTX, es.fFlags),
256	SSMFIELD_ENTRY( CPUMCTX, es.u64Base),
257	SSMFIELD_ENTRY( CPUMCTX, es.u32Limit),
258	SSMFIELD_ENTRY( CPUMCTX, es.Attr),
259	SSMFIELD_ENTRY( CPUMCTX, cs.Sel),
260	SSMFIELD_ENTRY( CPUMCTX, cs.ValidSel),
261	SSMFIELD_ENTRY( CPUMCTX, cs.fFlags),
262	SSMFIELD_ENTRY( CPUMCTX, cs.u64Base),
263	SSMFIELD_ENTRY( CPUMCTX, cs.u32Limit),
264	SSMFIELD_ENTRY( CPUMCTX, cs.Attr),
265	SSMFIELD_ENTRY( CPUMCTX, ss.Sel),
266	SSMFIELD_ENTRY( CPUMCTX, ss.ValidSel),
267	SSMFIELD_ENTRY( CPUMCTX, ss.fFlags),
268	SSMFIELD_ENTRY( CPUMCTX, ss.u64Base),
269	SSMFIELD_ENTRY( CPUMCTX, ss.u32Limit),
270	SSMFIELD_ENTRY( CPUMCTX, ss.Attr),
271	SSMFIELD_ENTRY( CPUMCTX, ds.Sel),
272	SSMFIELD_ENTRY( CPUMCTX, ds.ValidSel),
273	SSMFIELD_ENTRY( CPUMCTX, ds.fFlags),
274	SSMFIELD_ENTRY( CPUMCTX, ds.u64Base),
275	SSMFIELD_ENTRY( CPUMCTX, ds.u32Limit),
276	SSMFIELD_ENTRY( CPUMCTX, ds.Attr),
277	SSMFIELD_ENTRY( CPUMCTX, fs.Sel),
278	SSMFIELD_ENTRY( CPUMCTX, fs.ValidSel),
279	SSMFIELD_ENTRY( CPUMCTX, fs.fFlags),
280	SSMFIELD_ENTRY( CPUMCTX, fs.u64Base),
281	SSMFIELD_ENTRY( CPUMCTX, fs.u32Limit),
282	SSMFIELD_ENTRY( CPUMCTX, fs.Attr),
283	SSMFIELD_ENTRY( CPUMCTX, gs.Sel),
284	SSMFIELD_ENTRY( CPUMCTX, gs.ValidSel),
285	SSMFIELD_ENTRY( CPUMCTX, gs.fFlags),
286	SSMFIELD_ENTRY( CPUMCTX, gs.u64Base),
287	SSMFIELD_ENTRY( CPUMCTX, gs.u32Limit),
288	SSMFIELD_ENTRY( CPUMCTX, gs.Attr),
289	SSMFIELD_ENTRY( CPUMCTX, cr0),
290	SSMFIELD_ENTRY( CPUMCTX, cr2),
291	SSMFIELD_ENTRY( CPUMCTX, cr3),
292	SSMFIELD_ENTRY( CPUMCTX, cr4),
293	SSMFIELD_ENTRY( CPUMCTX, dr[0]),
294	SSMFIELD_ENTRY( CPUMCTX, dr[1]),
295	SSMFIELD_ENTRY( CPUMCTX, dr[2]),
296	SSMFIELD_ENTRY( CPUMCTX, dr[3]),
297	SSMFIELD_ENTRY( CPUMCTX, dr[6]),
298	SSMFIELD_ENTRY( CPUMCTX, dr[7]),
299	SSMFIELD_ENTRY( CPUMCTX, gdtr.cbGdt),
300	SSMFIELD_ENTRY( CPUMCTX, gdtr.pGdt),
301	SSMFIELD_ENTRY( CPUMCTX, idtr.cbIdt),
302	SSMFIELD_ENTRY( CPUMCTX, idtr.pIdt),
303	SSMFIELD_ENTRY( CPUMCTX, SysEnter.cs),
304	SSMFIELD_ENTRY( CPUMCTX, SysEnter.eip),
305	SSMFIELD_ENTRY( CPUMCTX, SysEnter.esp),
306	SSMFIELD_ENTRY( CPUMCTX, msrEFER),
307	SSMFIELD_ENTRY( CPUMCTX, msrSTAR),
308	SSMFIELD_ENTRY( CPUMCTX, msrPAT),
309	SSMFIELD_ENTRY( CPUMCTX, msrLSTAR),
310	SSMFIELD_ENTRY( CPUMCTX, msrCSTAR),
311	SSMFIELD_ENTRY( CPUMCTX, msrSFMASK),
312	SSMFIELD_ENTRY( CPUMCTX, msrKERNELGSBASE),
313	SSMFIELD_ENTRY( CPUMCTX, ldtr.Sel),
314	SSMFIELD_ENTRY( CPUMCTX, ldtr.ValidSel),
315	SSMFIELD_ENTRY( CPUMCTX, ldtr.fFlags),
316	SSMFIELD_ENTRY( CPUMCTX, ldtr.u64Base),
317	SSMFIELD_ENTRY( CPUMCTX, ldtr.u32Limit),
318	SSMFIELD_ENTRY( CPUMCTX, ldtr.Attr),
319	SSMFIELD_ENTRY( CPUMCTX, tr.Sel),
320	SSMFIELD_ENTRY( CPUMCTX, tr.ValidSel),
321	SSMFIELD_ENTRY( CPUMCTX, tr.fFlags),
322	SSMFIELD_ENTRY( CPUMCTX, tr.u64Base),
323	SSMFIELD_ENTRY( CPUMCTX, tr.u32Limit),
324	SSMFIELD_ENTRY( CPUMCTX, tr.Attr),
325	SSMFIELD_ENTRY_VER( CPUMCTX, aXcr[0], CPUM_SAVED_STATE_VERSION_XSAVE),
326	SSMFIELD_ENTRY_VER( CPUMCTX, aXcr[1], CPUM_SAVED_STATE_VERSION_XSAVE),
327	SSMFIELD_ENTRY_VER( CPUMCTX, fXStateMask, CPUM_SAVED_STATE_VERSION_XSAVE),
328	SSMFIELD_ENTRY_TERM()
329	};
330
331	/** Saved state field descriptors for SVM nested hardware-virtualization
332	* Host State. */
333	static const SSMFIELD g_aSvmHwvirtHostState[] =
334	{
335	SSMFIELD_ENTRY( SVMHOSTSTATE, uEferMsr),
336	SSMFIELD_ENTRY( SVMHOSTSTATE, uCr0),
337	SSMFIELD_ENTRY( SVMHOSTSTATE, uCr4),
338	SSMFIELD_ENTRY( SVMHOSTSTATE, uCr3),
339	SSMFIELD_ENTRY( SVMHOSTSTATE, uRip),
340	SSMFIELD_ENTRY( SVMHOSTSTATE, uRsp),
341	SSMFIELD_ENTRY( SVMHOSTSTATE, uRax),
342	SSMFIELD_ENTRY( SVMHOSTSTATE, rflags),
343	SSMFIELD_ENTRY( SVMHOSTSTATE, es.Sel),
344	SSMFIELD_ENTRY( SVMHOSTSTATE, es.ValidSel),
345	SSMFIELD_ENTRY( SVMHOSTSTATE, es.fFlags),
346	SSMFIELD_ENTRY( SVMHOSTSTATE, es.u64Base),
347	SSMFIELD_ENTRY( SVMHOSTSTATE, es.u32Limit),
348	SSMFIELD_ENTRY( SVMHOSTSTATE, es.Attr),
349	SSMFIELD_ENTRY( SVMHOSTSTATE, cs.Sel),
350	SSMFIELD_ENTRY( SVMHOSTSTATE, cs.ValidSel),
351	SSMFIELD_ENTRY( SVMHOSTSTATE, cs.fFlags),
352	SSMFIELD_ENTRY( SVMHOSTSTATE, cs.u64Base),
353	SSMFIELD_ENTRY( SVMHOSTSTATE, cs.u32Limit),
354	SSMFIELD_ENTRY( SVMHOSTSTATE, cs.Attr),
355	SSMFIELD_ENTRY( SVMHOSTSTATE, ss.Sel),
356	SSMFIELD_ENTRY( SVMHOSTSTATE, ss.ValidSel),
357	SSMFIELD_ENTRY( SVMHOSTSTATE, ss.fFlags),
358	SSMFIELD_ENTRY( SVMHOSTSTATE, ss.u64Base),
359	SSMFIELD_ENTRY( SVMHOSTSTATE, ss.u32Limit),
360	SSMFIELD_ENTRY( SVMHOSTSTATE, ss.Attr),
361	SSMFIELD_ENTRY( SVMHOSTSTATE, ds.Sel),
362	SSMFIELD_ENTRY( SVMHOSTSTATE, ds.ValidSel),
363	SSMFIELD_ENTRY( SVMHOSTSTATE, ds.fFlags),
364	SSMFIELD_ENTRY( SVMHOSTSTATE, ds.u64Base),
365	SSMFIELD_ENTRY( SVMHOSTSTATE, ds.u32Limit),
366	SSMFIELD_ENTRY( SVMHOSTSTATE, ds.Attr),
367	SSMFIELD_ENTRY( SVMHOSTSTATE, gdtr.cbGdt),
368	SSMFIELD_ENTRY( SVMHOSTSTATE, gdtr.pGdt),
369	SSMFIELD_ENTRY( SVMHOSTSTATE, idtr.cbIdt),
370	SSMFIELD_ENTRY( SVMHOSTSTATE, idtr.pIdt),
371	SSMFIELD_ENTRY_IGNORE(SVMHOSTSTATE, abPadding),
372	SSMFIELD_ENTRY_TERM()
373	};
374
375	/** Saved state field descriptors for VMX nested hardware-virtualization
376	* VMCS. */
377	static const SSMFIELD g_aVmxHwvirtVmcs[] =
378	{
379	SSMFIELD_ENTRY( VMXVVMCS, u32VmcsRevId),
380	SSMFIELD_ENTRY( VMXVVMCS, enmVmxAbort),
381	SSMFIELD_ENTRY( VMXVVMCS, fVmcsState),
382	SSMFIELD_ENTRY_IGNORE(VMXVVMCS, au8Padding0),
383	SSMFIELD_ENTRY_VER( VMXVVMCS, u32RestoreProcCtls2, CPUM_SAVED_STATE_VERSION_HWVIRT_VMX_4),
384	SSMFIELD_ENTRY_IGNORE(VMXVVMCS, au32Reserved0),
385
386	SSMFIELD_ENTRY_IGNORE(VMXVVMCS, u16Reserved0),
387
388	SSMFIELD_ENTRY( VMXVVMCS, u32RoVmInstrError),
389	SSMFIELD_ENTRY( VMXVVMCS, u32RoExitReason),
390	SSMFIELD_ENTRY( VMXVVMCS, u32RoExitIntInfo),
391	SSMFIELD_ENTRY( VMXVVMCS, u32RoExitIntErrCode),
392	SSMFIELD_ENTRY( VMXVVMCS, u32RoIdtVectoringInfo),
393	SSMFIELD_ENTRY( VMXVVMCS, u32RoIdtVectoringErrCode),
394	SSMFIELD_ENTRY( VMXVVMCS, u32RoExitInstrLen),
395	SSMFIELD_ENTRY( VMXVVMCS, u32RoExitInstrInfo),
396	SSMFIELD_ENTRY_IGNORE(VMXVVMCS, au32RoReserved2),
397
398	SSMFIELD_ENTRY( VMXVVMCS, u64RoGuestPhysAddr),
399	SSMFIELD_ENTRY_IGNORE(VMXVVMCS, au64Reserved1),
400
401	SSMFIELD_ENTRY( VMXVVMCS, u64RoExitQual),
402	SSMFIELD_ENTRY( VMXVVMCS, u64RoIoRcx),
403	SSMFIELD_ENTRY( VMXVVMCS, u64RoIoRsi),
404	SSMFIELD_ENTRY( VMXVVMCS, u64RoIoRdi),
405	SSMFIELD_ENTRY( VMXVVMCS, u64RoIoRip),
406	SSMFIELD_ENTRY( VMXVVMCS, u64RoGuestLinearAddr),
407	SSMFIELD_ENTRY_IGNORE(VMXVVMCS, au64Reserved5),
408
409	SSMFIELD_ENTRY( VMXVVMCS, u16Vpid),
410	SSMFIELD_ENTRY( VMXVVMCS, u16PostIntNotifyVector),
411	SSMFIELD_ENTRY( VMXVVMCS, u16EptpIndex),
412	SSMFIELD_ENTRY_VER( VMXVVMCS, u16HlatPrefixSize, CPUM_SAVED_STATE_VERSION_HWVIRT_VMX_3),
413	SSMFIELD_ENTRY_IGNORE(VMXVVMCS, au16Reserved0),
414
415	SSMFIELD_ENTRY( VMXVVMCS, u32PinCtls),
416	SSMFIELD_ENTRY( VMXVVMCS, u32ProcCtls),
417	SSMFIELD_ENTRY( VMXVVMCS, u32XcptBitmap),
418	SSMFIELD_ENTRY( VMXVVMCS, u32XcptPFMask),
419	SSMFIELD_ENTRY( VMXVVMCS, u32XcptPFMatch),
420	SSMFIELD_ENTRY( VMXVVMCS, u32Cr3TargetCount),
421	SSMFIELD_ENTRY( VMXVVMCS, u32ExitCtls),
422	SSMFIELD_ENTRY( VMXVVMCS, u32ExitMsrStoreCount),
423	SSMFIELD_ENTRY( VMXVVMCS, u32ExitMsrLoadCount),
424	SSMFIELD_ENTRY( VMXVVMCS, u32EntryCtls),
425	SSMFIELD_ENTRY( VMXVVMCS, u32EntryMsrLoadCount),
426	SSMFIELD_ENTRY( VMXVVMCS, u32EntryIntInfo),
427	SSMFIELD_ENTRY( VMXVVMCS, u32EntryXcptErrCode),
428	SSMFIELD_ENTRY( VMXVVMCS, u32EntryInstrLen),
429	SSMFIELD_ENTRY( VMXVVMCS, u32TprThreshold),
430	SSMFIELD_ENTRY( VMXVVMCS, u32ProcCtls2),
431	SSMFIELD_ENTRY( VMXVVMCS, u32PleGap),
432	SSMFIELD_ENTRY( VMXVVMCS, u32PleWindow),
433	SSMFIELD_ENTRY_IGNORE(VMXVVMCS, au32Reserved1),
434
435	SSMFIELD_ENTRY( VMXVVMCS, u64AddrIoBitmapA),
436	SSMFIELD_ENTRY( VMXVVMCS, u64AddrIoBitmapB),
437	SSMFIELD_ENTRY( VMXVVMCS, u64AddrMsrBitmap),
438	SSMFIELD_ENTRY( VMXVVMCS, u64AddrExitMsrStore),
439	SSMFIELD_ENTRY( VMXVVMCS, u64AddrExitMsrLoad),
440	SSMFIELD_ENTRY( VMXVVMCS, u64AddrEntryMsrLoad),
441	SSMFIELD_ENTRY( VMXVVMCS, u64ExecVmcsPtr),
442	SSMFIELD_ENTRY( VMXVVMCS, u64AddrPml),
443	SSMFIELD_ENTRY( VMXVVMCS, u64TscOffset),
444	SSMFIELD_ENTRY( VMXVVMCS, u64AddrVirtApic),
445	SSMFIELD_ENTRY( VMXVVMCS, u64AddrApicAccess),
446	SSMFIELD_ENTRY( VMXVVMCS, u64AddrPostedIntDesc),
447	SSMFIELD_ENTRY( VMXVVMCS, u64VmFuncCtls),
448	SSMFIELD_ENTRY( VMXVVMCS, u64EptPtr),
449	SSMFIELD_ENTRY( VMXVVMCS, u64EoiExitBitmap0),
450	SSMFIELD_ENTRY( VMXVVMCS, u64EoiExitBitmap1),
451	SSMFIELD_ENTRY( VMXVVMCS, u64EoiExitBitmap2),
452	SSMFIELD_ENTRY( VMXVVMCS, u64EoiExitBitmap3),
453	SSMFIELD_ENTRY( VMXVVMCS, u64AddrEptpList),
454	SSMFIELD_ENTRY( VMXVVMCS, u64AddrVmreadBitmap),
455	SSMFIELD_ENTRY( VMXVVMCS, u64AddrVmwriteBitmap),
456	SSMFIELD_ENTRY( VMXVVMCS, u64AddrXcptVeInfo),
457	SSMFIELD_ENTRY( VMXVVMCS, u64XssExitBitmap),
458	SSMFIELD_ENTRY( VMXVVMCS, u64EnclsExitBitmap),
459	SSMFIELD_ENTRY( VMXVVMCS, u64SppTablePtr),
460	SSMFIELD_ENTRY( VMXVVMCS, u64TscMultiplier),
461	SSMFIELD_ENTRY_VER( VMXVVMCS, u64ProcCtls3, CPUM_SAVED_STATE_VERSION_HWVIRT_VMX_2),
462	SSMFIELD_ENTRY_VER( VMXVVMCS, u64EnclvExitBitmap, CPUM_SAVED_STATE_VERSION_HWVIRT_VMX_2),
463	SSMFIELD_ENTRY_VER( VMXVVMCS, u64PconfigExitBitmap, CPUM_SAVED_STATE_VERSION_HWVIRT_VMX_3),
464	SSMFIELD_ENTRY_VER( VMXVVMCS, u64HlatPtr, CPUM_SAVED_STATE_VERSION_HWVIRT_VMX_3),
465	SSMFIELD_ENTRY_VER( VMXVVMCS, u64ExitCtls2, CPUM_SAVED_STATE_VERSION_HWVIRT_VMX_3),
466	SSMFIELD_ENTRY_IGNORE(VMXVVMCS, au64Reserved0),
467
468	SSMFIELD_ENTRY( VMXVVMCS, u64Cr0Mask),
469	SSMFIELD_ENTRY( VMXVVMCS, u64Cr4Mask),
470	SSMFIELD_ENTRY( VMXVVMCS, u64Cr0ReadShadow),
471	SSMFIELD_ENTRY( VMXVVMCS, u64Cr4ReadShadow),
472	SSMFIELD_ENTRY( VMXVVMCS, u64Cr3Target0),
473	SSMFIELD_ENTRY( VMXVVMCS, u64Cr3Target1),
474	SSMFIELD_ENTRY( VMXVVMCS, u64Cr3Target2),
475	SSMFIELD_ENTRY( VMXVVMCS, u64Cr3Target3),
476	SSMFIELD_ENTRY_IGNORE(VMXVVMCS, au64Reserved4),
477
478	SSMFIELD_ENTRY( VMXVVMCS, HostEs),
479	SSMFIELD_ENTRY( VMXVVMCS, HostCs),
480	SSMFIELD_ENTRY( VMXVVMCS, HostSs),
481	SSMFIELD_ENTRY( VMXVVMCS, HostDs),
482	SSMFIELD_ENTRY( VMXVVMCS, HostFs),
483	SSMFIELD_ENTRY( VMXVVMCS, HostGs),
484	SSMFIELD_ENTRY( VMXVVMCS, HostTr),
485	SSMFIELD_ENTRY_IGNORE(VMXVVMCS, au16Reserved2),
486
487	SSMFIELD_ENTRY( VMXVVMCS, u32HostSysenterCs),
488	SSMFIELD_ENTRY_IGNORE(VMXVVMCS, au32Reserved4),
489
490	SSMFIELD_ENTRY( VMXVVMCS, u64HostPatMsr),
491	SSMFIELD_ENTRY( VMXVVMCS, u64HostEferMsr),
492	SSMFIELD_ENTRY( VMXVVMCS, u64HostPerfGlobalCtlMsr),
493	SSMFIELD_ENTRY_VER( VMXVVMCS, u64HostPkrsMsr, CPUM_SAVED_STATE_VERSION_HWVIRT_VMX_2),
494	SSMFIELD_ENTRY_IGNORE(VMXVVMCS, au64Reserved3),
495
496	SSMFIELD_ENTRY( VMXVVMCS, u64HostCr0),
497	SSMFIELD_ENTRY( VMXVVMCS, u64HostCr3),
498	SSMFIELD_ENTRY( VMXVVMCS, u64HostCr4),
499	SSMFIELD_ENTRY( VMXVVMCS, u64HostFsBase),
500	SSMFIELD_ENTRY( VMXVVMCS, u64HostGsBase),
501	SSMFIELD_ENTRY( VMXVVMCS, u64HostTrBase),
502	SSMFIELD_ENTRY( VMXVVMCS, u64HostGdtrBase),
503	SSMFIELD_ENTRY( VMXVVMCS, u64HostIdtrBase),
504	SSMFIELD_ENTRY( VMXVVMCS, u64HostSysenterEsp),
505	SSMFIELD_ENTRY( VMXVVMCS, u64HostSysenterEip),
506	SSMFIELD_ENTRY( VMXVVMCS, u64HostRsp),
507	SSMFIELD_ENTRY( VMXVVMCS, u64HostRip),
508	SSMFIELD_ENTRY_VER( VMXVVMCS, u64HostSCetMsr, CPUM_SAVED_STATE_VERSION_HWVIRT_VMX_2),
509	SSMFIELD_ENTRY_VER( VMXVVMCS, u64HostSsp, CPUM_SAVED_STATE_VERSION_HWVIRT_VMX_2),
510	SSMFIELD_ENTRY_VER( VMXVVMCS, u64HostIntrSspTableAddrMsr, CPUM_SAVED_STATE_VERSION_HWVIRT_VMX_2),
511	SSMFIELD_ENTRY_IGNORE(VMXVVMCS, au64Reserved7),
512
513	SSMFIELD_ENTRY( VMXVVMCS, GuestEs),
514	SSMFIELD_ENTRY( VMXVVMCS, GuestCs),
515	SSMFIELD_ENTRY( VMXVVMCS, GuestSs),
516	SSMFIELD_ENTRY( VMXVVMCS, GuestDs),
517	SSMFIELD_ENTRY( VMXVVMCS, GuestFs),
518	SSMFIELD_ENTRY( VMXVVMCS, GuestGs),
519	SSMFIELD_ENTRY( VMXVVMCS, GuestLdtr),
520	SSMFIELD_ENTRY( VMXVVMCS, GuestTr),
521	SSMFIELD_ENTRY( VMXVVMCS, u16GuestIntStatus),
522	SSMFIELD_ENTRY( VMXVVMCS, u16PmlIndex),
523	SSMFIELD_ENTRY_IGNORE(VMXVVMCS, au16Reserved1),
524
525	SSMFIELD_ENTRY( VMXVVMCS, u32GuestEsLimit),
526	SSMFIELD_ENTRY( VMXVVMCS, u32GuestCsLimit),
527	SSMFIELD_ENTRY( VMXVVMCS, u32GuestSsLimit),
528	SSMFIELD_ENTRY( VMXVVMCS, u32GuestDsLimit),
529	SSMFIELD_ENTRY( VMXVVMCS, u32GuestFsLimit),
530	SSMFIELD_ENTRY( VMXVVMCS, u32GuestGsLimit),
531	SSMFIELD_ENTRY( VMXVVMCS, u32GuestLdtrLimit),
532	SSMFIELD_ENTRY( VMXVVMCS, u32GuestTrLimit),
533	SSMFIELD_ENTRY( VMXVVMCS, u32GuestGdtrLimit),
534	SSMFIELD_ENTRY( VMXVVMCS, u32GuestIdtrLimit),
535	SSMFIELD_ENTRY( VMXVVMCS, u32GuestEsAttr),
536	SSMFIELD_ENTRY( VMXVVMCS, u32GuestCsAttr),
537	SSMFIELD_ENTRY( VMXVVMCS, u32GuestSsAttr),
538	SSMFIELD_ENTRY( VMXVVMCS, u32GuestDsAttr),
539	SSMFIELD_ENTRY( VMXVVMCS, u32GuestFsAttr),
540	SSMFIELD_ENTRY( VMXVVMCS, u32GuestGsAttr),
541	SSMFIELD_ENTRY( VMXVVMCS, u32GuestLdtrAttr),
542	SSMFIELD_ENTRY( VMXVVMCS, u32GuestTrAttr),
543	SSMFIELD_ENTRY( VMXVVMCS, u32GuestIntrState),
544	SSMFIELD_ENTRY( VMXVVMCS, u32GuestActivityState),
545	SSMFIELD_ENTRY( VMXVVMCS, u32GuestSmBase),
546	SSMFIELD_ENTRY( VMXVVMCS, u32GuestSysenterCS),
547	SSMFIELD_ENTRY( VMXVVMCS, u32PreemptTimer),
548	SSMFIELD_ENTRY_IGNORE(VMXVVMCS, au32Reserved3),
549
550	SSMFIELD_ENTRY( VMXVVMCS, u64VmcsLinkPtr),
551	SSMFIELD_ENTRY( VMXVVMCS, u64GuestDebugCtlMsr),
552	SSMFIELD_ENTRY( VMXVVMCS, u64GuestPatMsr),
553	SSMFIELD_ENTRY( VMXVVMCS, u64GuestEferMsr),
554	SSMFIELD_ENTRY( VMXVVMCS, u64GuestPerfGlobalCtlMsr),
555	SSMFIELD_ENTRY( VMXVVMCS, u64GuestPdpte0),
556	SSMFIELD_ENTRY( VMXVVMCS, u64GuestPdpte1),
557	SSMFIELD_ENTRY( VMXVVMCS, u64GuestPdpte2),
558	SSMFIELD_ENTRY( VMXVVMCS, u64GuestPdpte3),
559	SSMFIELD_ENTRY( VMXVVMCS, u64GuestBndcfgsMsr),
560	SSMFIELD_ENTRY( VMXVVMCS, u64GuestRtitCtlMsr),
561	SSMFIELD_ENTRY_VER( VMXVVMCS, u64GuestPkrsMsr, CPUM_SAVED_STATE_VERSION_HWVIRT_VMX_2),
562	SSMFIELD_ENTRY_IGNORE(VMXVVMCS, au64Reserved2),
563
564	SSMFIELD_ENTRY( VMXVVMCS, u64GuestCr0),
565	SSMFIELD_ENTRY( VMXVVMCS, u64GuestCr3),
566	SSMFIELD_ENTRY( VMXVVMCS, u64GuestCr4),
567	SSMFIELD_ENTRY( VMXVVMCS, u64GuestEsBase),
568	SSMFIELD_ENTRY( VMXVVMCS, u64GuestCsBase),
569	SSMFIELD_ENTRY( VMXVVMCS, u64GuestSsBase),
570	SSMFIELD_ENTRY( VMXVVMCS, u64GuestDsBase),
571	SSMFIELD_ENTRY( VMXVVMCS, u64GuestFsBase),
572	SSMFIELD_ENTRY( VMXVVMCS, u64GuestGsBase),
573	SSMFIELD_ENTRY( VMXVVMCS, u64GuestLdtrBase),
574	SSMFIELD_ENTRY( VMXVVMCS, u64GuestTrBase),
575	SSMFIELD_ENTRY( VMXVVMCS, u64GuestGdtrBase),
576	SSMFIELD_ENTRY( VMXVVMCS, u64GuestIdtrBase),
577	SSMFIELD_ENTRY( VMXVVMCS, u64GuestDr7),
578	SSMFIELD_ENTRY( VMXVVMCS, u64GuestRsp),
579	SSMFIELD_ENTRY( VMXVVMCS, u64GuestRip),
580	SSMFIELD_ENTRY( VMXVVMCS, u64GuestRFlags),
581	SSMFIELD_ENTRY( VMXVVMCS, u64GuestPendingDbgXcpts),
582	SSMFIELD_ENTRY( VMXVVMCS, u64GuestSysenterEsp),
583	SSMFIELD_ENTRY( VMXVVMCS, u64GuestSysenterEip),
584	SSMFIELD_ENTRY_VER( VMXVVMCS, u64GuestSCetMsr, CPUM_SAVED_STATE_VERSION_HWVIRT_VMX_2),
585	SSMFIELD_ENTRY_VER( VMXVVMCS, u64GuestSsp, CPUM_SAVED_STATE_VERSION_HWVIRT_VMX_2),
586	SSMFIELD_ENTRY_VER( VMXVVMCS, u64GuestIntrSspTableAddrMsr, CPUM_SAVED_STATE_VERSION_HWVIRT_VMX_2),
587	SSMFIELD_ENTRY_IGNORE(VMXVVMCS, au64Reserved6),
588
589	SSMFIELD_ENTRY_TERM()
590	};
591
592	/** Saved state field descriptors for CPUMCTX. */
593	static const SSMFIELD g_aCpumX87Fields[] =
594	{
595	SSMFIELD_ENTRY( X86FXSTATE, FCW),
596	SSMFIELD_ENTRY( X86FXSTATE, FSW),
597	SSMFIELD_ENTRY( X86FXSTATE, FTW),
598	SSMFIELD_ENTRY( X86FXSTATE, FOP),
599	SSMFIELD_ENTRY( X86FXSTATE, FPUIP),
600	SSMFIELD_ENTRY( X86FXSTATE, CS),
601	SSMFIELD_ENTRY( X86FXSTATE, Rsrvd1),
602	SSMFIELD_ENTRY( X86FXSTATE, FPUDP),
603	SSMFIELD_ENTRY( X86FXSTATE, DS),
604	SSMFIELD_ENTRY( X86FXSTATE, Rsrvd2),
605	SSMFIELD_ENTRY( X86FXSTATE, MXCSR),
606	SSMFIELD_ENTRY( X86FXSTATE, MXCSR_MASK),
607	SSMFIELD_ENTRY( X86FXSTATE, aRegs[0]),
608	SSMFIELD_ENTRY( X86FXSTATE, aRegs[1]),
609	SSMFIELD_ENTRY( X86FXSTATE, aRegs[2]),
610	SSMFIELD_ENTRY( X86FXSTATE, aRegs[3]),
611	SSMFIELD_ENTRY( X86FXSTATE, aRegs[4]),
612	SSMFIELD_ENTRY( X86FXSTATE, aRegs[5]),
613	SSMFIELD_ENTRY( X86FXSTATE, aRegs[6]),
614	SSMFIELD_ENTRY( X86FXSTATE, aRegs[7]),
615	SSMFIELD_ENTRY( X86FXSTATE, aXMM[0]),
616	SSMFIELD_ENTRY( X86FXSTATE, aXMM[1]),
617	SSMFIELD_ENTRY( X86FXSTATE, aXMM[2]),
618	SSMFIELD_ENTRY( X86FXSTATE, aXMM[3]),
619	SSMFIELD_ENTRY( X86FXSTATE, aXMM[4]),
620	SSMFIELD_ENTRY( X86FXSTATE, aXMM[5]),
621	SSMFIELD_ENTRY( X86FXSTATE, aXMM[6]),
622	SSMFIELD_ENTRY( X86FXSTATE, aXMM[7]),
623	SSMFIELD_ENTRY( X86FXSTATE, aXMM[8]),
624	SSMFIELD_ENTRY( X86FXSTATE, aXMM[9]),
625	SSMFIELD_ENTRY( X86FXSTATE, aXMM[10]),
626	SSMFIELD_ENTRY( X86FXSTATE, aXMM[11]),
627	SSMFIELD_ENTRY( X86FXSTATE, aXMM[12]),
628	SSMFIELD_ENTRY( X86FXSTATE, aXMM[13]),
629	SSMFIELD_ENTRY( X86FXSTATE, aXMM[14]),
630	SSMFIELD_ENTRY( X86FXSTATE, aXMM[15]),
631	SSMFIELD_ENTRY_VER( X86FXSTATE, au32RsrvdForSoftware[0], CPUM_SAVED_STATE_VERSION_XSAVE), /* 32-bit/64-bit hack */
632	SSMFIELD_ENTRY_TERM()
633	};
634
635	/** Saved state field descriptors for X86XSAVEHDR. */
636	static const SSMFIELD g_aCpumXSaveHdrFields[] =
637	{
638	SSMFIELD_ENTRY( X86XSAVEHDR, bmXState),
639	SSMFIELD_ENTRY_TERM()
640	};
641
642	/** Saved state field descriptors for X86XSAVEYMMHI. */
643	static const SSMFIELD g_aCpumYmmHiFields[] =
644	{
645	SSMFIELD_ENTRY( X86XSAVEYMMHI, aYmmHi[0]),
646	SSMFIELD_ENTRY( X86XSAVEYMMHI, aYmmHi[1]),
647	SSMFIELD_ENTRY( X86XSAVEYMMHI, aYmmHi[2]),
648	SSMFIELD_ENTRY( X86XSAVEYMMHI, aYmmHi[3]),
649	SSMFIELD_ENTRY( X86XSAVEYMMHI, aYmmHi[4]),
650	SSMFIELD_ENTRY( X86XSAVEYMMHI, aYmmHi[5]),
651	SSMFIELD_ENTRY( X86XSAVEYMMHI, aYmmHi[6]),
652	SSMFIELD_ENTRY( X86XSAVEYMMHI, aYmmHi[7]),
653	SSMFIELD_ENTRY( X86XSAVEYMMHI, aYmmHi[8]),
654	SSMFIELD_ENTRY( X86XSAVEYMMHI, aYmmHi[9]),
655	SSMFIELD_ENTRY( X86XSAVEYMMHI, aYmmHi[10]),
656	SSMFIELD_ENTRY( X86XSAVEYMMHI, aYmmHi[11]),
657	SSMFIELD_ENTRY( X86XSAVEYMMHI, aYmmHi[12]),
658	SSMFIELD_ENTRY( X86XSAVEYMMHI, aYmmHi[13]),
659	SSMFIELD_ENTRY( X86XSAVEYMMHI, aYmmHi[14]),
660	SSMFIELD_ENTRY( X86XSAVEYMMHI, aYmmHi[15]),
661	SSMFIELD_ENTRY_TERM()
662	};
663
664	/** Saved state field descriptors for X86XSAVEBNDREGS. */
665	static const SSMFIELD g_aCpumBndRegsFields[] =
666	{
667	SSMFIELD_ENTRY( X86XSAVEBNDREGS, aRegs[0]),
668	SSMFIELD_ENTRY( X86XSAVEBNDREGS, aRegs[1]),
669	SSMFIELD_ENTRY( X86XSAVEBNDREGS, aRegs[2]),
670	SSMFIELD_ENTRY( X86XSAVEBNDREGS, aRegs[3]),
671	SSMFIELD_ENTRY_TERM()
672	};
673
674	/** Saved state field descriptors for X86XSAVEBNDCFG. */
675	static const SSMFIELD g_aCpumBndCfgFields[] =
676	{
677	SSMFIELD_ENTRY( X86XSAVEBNDCFG, fConfig),
678	SSMFIELD_ENTRY( X86XSAVEBNDCFG, fStatus),
679	SSMFIELD_ENTRY_TERM()
680	};
681
682	#if 0 /** @todo */
683	/** Saved state field descriptors for X86XSAVEOPMASK. */
684	static const SSMFIELD g_aCpumOpmaskFields[] =
685	{
686	SSMFIELD_ENTRY( X86XSAVEOPMASK, aKRegs[0]),
687	SSMFIELD_ENTRY( X86XSAVEOPMASK, aKRegs[1]),
688	SSMFIELD_ENTRY( X86XSAVEOPMASK, aKRegs[2]),
689	SSMFIELD_ENTRY( X86XSAVEOPMASK, aKRegs[3]),
690	SSMFIELD_ENTRY( X86XSAVEOPMASK, aKRegs[4]),
691	SSMFIELD_ENTRY( X86XSAVEOPMASK, aKRegs[5]),
692	SSMFIELD_ENTRY( X86XSAVEOPMASK, aKRegs[6]),
693	SSMFIELD_ENTRY( X86XSAVEOPMASK, aKRegs[7]),
694	SSMFIELD_ENTRY_TERM()
695	};
696	#endif
697
698	/** Saved state field descriptors for X86XSAVEZMMHI256. */
699	static const SSMFIELD g_aCpumZmmHi256Fields[] =
700	{
701	SSMFIELD_ENTRY( X86XSAVEZMMHI256, aHi256Regs[0]),
702	SSMFIELD_ENTRY( X86XSAVEZMMHI256, aHi256Regs[1]),
703	SSMFIELD_ENTRY( X86XSAVEZMMHI256, aHi256Regs[2]),
704	SSMFIELD_ENTRY( X86XSAVEZMMHI256, aHi256Regs[3]),
705	SSMFIELD_ENTRY( X86XSAVEZMMHI256, aHi256Regs[4]),
706	SSMFIELD_ENTRY( X86XSAVEZMMHI256, aHi256Regs[5]),
707	SSMFIELD_ENTRY( X86XSAVEZMMHI256, aHi256Regs[6]),
708	SSMFIELD_ENTRY( X86XSAVEZMMHI256, aHi256Regs[7]),
709	SSMFIELD_ENTRY( X86XSAVEZMMHI256, aHi256Regs[8]),
710	SSMFIELD_ENTRY( X86XSAVEZMMHI256, aHi256Regs[9]),
711	SSMFIELD_ENTRY( X86XSAVEZMMHI256, aHi256Regs[10]),
712	SSMFIELD_ENTRY( X86XSAVEZMMHI256, aHi256Regs[11]),
713	SSMFIELD_ENTRY( X86XSAVEZMMHI256, aHi256Regs[12]),
714	SSMFIELD_ENTRY( X86XSAVEZMMHI256, aHi256Regs[13]),
715	SSMFIELD_ENTRY( X86XSAVEZMMHI256, aHi256Regs[14]),
716	SSMFIELD_ENTRY( X86XSAVEZMMHI256, aHi256Regs[15]),
717	SSMFIELD_ENTRY_TERM()
718	};
719
720	/** Saved state field descriptors for X86XSAVEZMM16HI. */
721	static const SSMFIELD g_aCpumZmm16HiFields[] =
722	{
723	SSMFIELD_ENTRY( X86XSAVEZMM16HI, aRegs[0]),
724	SSMFIELD_ENTRY( X86XSAVEZMM16HI, aRegs[1]),
725	SSMFIELD_ENTRY( X86XSAVEZMM16HI, aRegs[2]),
726	SSMFIELD_ENTRY( X86XSAVEZMM16HI, aRegs[3]),
727	SSMFIELD_ENTRY( X86XSAVEZMM16HI, aRegs[4]),
728	SSMFIELD_ENTRY( X86XSAVEZMM16HI, aRegs[5]),
729	SSMFIELD_ENTRY( X86XSAVEZMM16HI, aRegs[6]),
730	SSMFIELD_ENTRY( X86XSAVEZMM16HI, aRegs[7]),
731	SSMFIELD_ENTRY( X86XSAVEZMM16HI, aRegs[8]),
732	SSMFIELD_ENTRY( X86XSAVEZMM16HI, aRegs[9]),
733	SSMFIELD_ENTRY( X86XSAVEZMM16HI, aRegs[10]),
734	SSMFIELD_ENTRY( X86XSAVEZMM16HI, aRegs[11]),
735	SSMFIELD_ENTRY( X86XSAVEZMM16HI, aRegs[12]),
736	SSMFIELD_ENTRY( X86XSAVEZMM16HI, aRegs[13]),
737	SSMFIELD_ENTRY( X86XSAVEZMM16HI, aRegs[14]),
738	SSMFIELD_ENTRY( X86XSAVEZMM16HI, aRegs[15]),
739	SSMFIELD_ENTRY_TERM()
740	};
741
742
743
744	/** Saved state field descriptors for CPUMCTX in V4.1 before the hidden selector
745	* registeres changed. */
746	static const SSMFIELD g_aCpumX87FieldsMem[] =
747	{
748	SSMFIELD_ENTRY( X86FXSTATE, FCW),
749	SSMFIELD_ENTRY( X86FXSTATE, FSW),
750	SSMFIELD_ENTRY( X86FXSTATE, FTW),
751	SSMFIELD_ENTRY( X86FXSTATE, FOP),
752	SSMFIELD_ENTRY( X86FXSTATE, FPUIP),
753	SSMFIELD_ENTRY( X86FXSTATE, CS),
754	SSMFIELD_ENTRY( X86FXSTATE, Rsrvd1),
755	SSMFIELD_ENTRY( X86FXSTATE, FPUDP),
756	SSMFIELD_ENTRY( X86FXSTATE, DS),
757	SSMFIELD_ENTRY( X86FXSTATE, Rsrvd2),
758	SSMFIELD_ENTRY( X86FXSTATE, MXCSR),
759	SSMFIELD_ENTRY( X86FXSTATE, MXCSR_MASK),
760	SSMFIELD_ENTRY( X86FXSTATE, aRegs[0]),
761	SSMFIELD_ENTRY( X86FXSTATE, aRegs[1]),
762	SSMFIELD_ENTRY( X86FXSTATE, aRegs[2]),
763	SSMFIELD_ENTRY( X86FXSTATE, aRegs[3]),
764	SSMFIELD_ENTRY( X86FXSTATE, aRegs[4]),
765	SSMFIELD_ENTRY( X86FXSTATE, aRegs[5]),
766	SSMFIELD_ENTRY( X86FXSTATE, aRegs[6]),
767	SSMFIELD_ENTRY( X86FXSTATE, aRegs[7]),
768	SSMFIELD_ENTRY( X86FXSTATE, aXMM[0]),
769	SSMFIELD_ENTRY( X86FXSTATE, aXMM[1]),
770	SSMFIELD_ENTRY( X86FXSTATE, aXMM[2]),
771	SSMFIELD_ENTRY( X86FXSTATE, aXMM[3]),
772	SSMFIELD_ENTRY( X86FXSTATE, aXMM[4]),
773	SSMFIELD_ENTRY( X86FXSTATE, aXMM[5]),
774	SSMFIELD_ENTRY( X86FXSTATE, aXMM[6]),
775	SSMFIELD_ENTRY( X86FXSTATE, aXMM[7]),
776	SSMFIELD_ENTRY( X86FXSTATE, aXMM[8]),
777	SSMFIELD_ENTRY( X86FXSTATE, aXMM[9]),
778	SSMFIELD_ENTRY( X86FXSTATE, aXMM[10]),
779	SSMFIELD_ENTRY( X86FXSTATE, aXMM[11]),
780	SSMFIELD_ENTRY( X86FXSTATE, aXMM[12]),
781	SSMFIELD_ENTRY( X86FXSTATE, aXMM[13]),
782	SSMFIELD_ENTRY( X86FXSTATE, aXMM[14]),
783	SSMFIELD_ENTRY( X86FXSTATE, aXMM[15]),
784	SSMFIELD_ENTRY_IGNORE( X86FXSTATE, au32RsrvdRest),
785	SSMFIELD_ENTRY_IGNORE( X86FXSTATE, au32RsrvdForSoftware),
786	};
787
788	/** Saved state field descriptors for CPUMCTX in V4.1 before the hidden selector
789	* registeres changed. */
790	static const SSMFIELD g_aCpumCtxFieldsMem[] =
791	{
792	SSMFIELD_ENTRY( CPUMCTX, rdi),
793	SSMFIELD_ENTRY( CPUMCTX, rsi),
794	SSMFIELD_ENTRY( CPUMCTX, rbp),
795	SSMFIELD_ENTRY( CPUMCTX, rax),
796	SSMFIELD_ENTRY( CPUMCTX, rbx),
797	SSMFIELD_ENTRY( CPUMCTX, rdx),
798	SSMFIELD_ENTRY( CPUMCTX, rcx),
799	SSMFIELD_ENTRY( CPUMCTX, rsp),
800	SSMFIELD_ENTRY_OLD( lss_esp, sizeof(uint32_t)),
801	SSMFIELD_ENTRY( CPUMCTX, ss.Sel),
802	SSMFIELD_ENTRY_OLD( ssPadding, sizeof(uint16_t)),
803	SSMFIELD_ENTRY( CPUMCTX, gs.Sel),
804	SSMFIELD_ENTRY_OLD( gsPadding, sizeof(uint16_t)),
805	SSMFIELD_ENTRY( CPUMCTX, fs.Sel),
806	SSMFIELD_ENTRY_OLD( fsPadding, sizeof(uint16_t)),
807	SSMFIELD_ENTRY( CPUMCTX, es.Sel),
808	SSMFIELD_ENTRY_OLD( esPadding, sizeof(uint16_t)),
809	SSMFIELD_ENTRY( CPUMCTX, ds.Sel),
810	SSMFIELD_ENTRY_OLD( dsPadding, sizeof(uint16_t)),
811	SSMFIELD_ENTRY( CPUMCTX, cs.Sel),
812	SSMFIELD_ENTRY_OLD( csPadding, sizeof(uint16_t)*3),
813	SSMFIELD_ENTRY( CPUMCTX, rflags),
814	SSMFIELD_ENTRY( CPUMCTX, rip),
815	SSMFIELD_ENTRY( CPUMCTX, r8),
816	SSMFIELD_ENTRY( CPUMCTX, r9),
817	SSMFIELD_ENTRY( CPUMCTX, r10),
818	SSMFIELD_ENTRY( CPUMCTX, r11),
819	SSMFIELD_ENTRY( CPUMCTX, r12),
820	SSMFIELD_ENTRY( CPUMCTX, r13),
821	SSMFIELD_ENTRY( CPUMCTX, r14),
822	SSMFIELD_ENTRY( CPUMCTX, r15),
823	SSMFIELD_ENTRY( CPUMCTX, es.u64Base),
824	SSMFIELD_ENTRY( CPUMCTX, es.u32Limit),
825	SSMFIELD_ENTRY( CPUMCTX, es.Attr),
826	SSMFIELD_ENTRY( CPUMCTX, cs.u64Base),
827	SSMFIELD_ENTRY( CPUMCTX, cs.u32Limit),
828	SSMFIELD_ENTRY( CPUMCTX, cs.Attr),
829	SSMFIELD_ENTRY( CPUMCTX, ss.u64Base),
830	SSMFIELD_ENTRY( CPUMCTX, ss.u32Limit),
831	SSMFIELD_ENTRY( CPUMCTX, ss.Attr),
832	SSMFIELD_ENTRY( CPUMCTX, ds.u64Base),
833	SSMFIELD_ENTRY( CPUMCTX, ds.u32Limit),
834	SSMFIELD_ENTRY( CPUMCTX, ds.Attr),
835	SSMFIELD_ENTRY( CPUMCTX, fs.u64Base),
836	SSMFIELD_ENTRY( CPUMCTX, fs.u32Limit),
837	SSMFIELD_ENTRY( CPUMCTX, fs.Attr),
838	SSMFIELD_ENTRY( CPUMCTX, gs.u64Base),
839	SSMFIELD_ENTRY( CPUMCTX, gs.u32Limit),
840	SSMFIELD_ENTRY( CPUMCTX, gs.Attr),
841	SSMFIELD_ENTRY( CPUMCTX, cr0),
842	SSMFIELD_ENTRY( CPUMCTX, cr2),
843	SSMFIELD_ENTRY( CPUMCTX, cr3),
844	SSMFIELD_ENTRY( CPUMCTX, cr4),
845	SSMFIELD_ENTRY( CPUMCTX, dr[0]),
846	SSMFIELD_ENTRY( CPUMCTX, dr[1]),
847	SSMFIELD_ENTRY( CPUMCTX, dr[2]),
848	SSMFIELD_ENTRY( CPUMCTX, dr[3]),
849	SSMFIELD_ENTRY_OLD( dr[4], sizeof(uint64_t)),
850	SSMFIELD_ENTRY_OLD( dr[5], sizeof(uint64_t)),
851	SSMFIELD_ENTRY( CPUMCTX, dr[6]),
852	SSMFIELD_ENTRY( CPUMCTX, dr[7]),
853	SSMFIELD_ENTRY( CPUMCTX, gdtr.cbGdt),
854	SSMFIELD_ENTRY( CPUMCTX, gdtr.pGdt),
855	SSMFIELD_ENTRY_OLD( gdtrPadding, sizeof(uint16_t)),
856	SSMFIELD_ENTRY( CPUMCTX, idtr.cbIdt),
857	SSMFIELD_ENTRY( CPUMCTX, idtr.pIdt),
858	SSMFIELD_ENTRY_OLD( idtrPadding, sizeof(uint16_t)),
859	SSMFIELD_ENTRY( CPUMCTX, ldtr.Sel),
860	SSMFIELD_ENTRY_OLD( ldtrPadding, sizeof(uint16_t)),
861	SSMFIELD_ENTRY( CPUMCTX, tr.Sel),
862	SSMFIELD_ENTRY_OLD( trPadding, sizeof(uint16_t)),
863	SSMFIELD_ENTRY( CPUMCTX, SysEnter.cs),
864	SSMFIELD_ENTRY( CPUMCTX, SysEnter.eip),
865	SSMFIELD_ENTRY( CPUMCTX, SysEnter.esp),
866	SSMFIELD_ENTRY( CPUMCTX, msrEFER),
867	SSMFIELD_ENTRY( CPUMCTX, msrSTAR),
868	SSMFIELD_ENTRY( CPUMCTX, msrPAT),
869	SSMFIELD_ENTRY( CPUMCTX, msrLSTAR),
870	SSMFIELD_ENTRY( CPUMCTX, msrCSTAR),
871	SSMFIELD_ENTRY( CPUMCTX, msrSFMASK),
872	SSMFIELD_ENTRY( CPUMCTX, msrKERNELGSBASE),
873	SSMFIELD_ENTRY( CPUMCTX, ldtr.u64Base),
874	SSMFIELD_ENTRY( CPUMCTX, ldtr.u32Limit),
875	SSMFIELD_ENTRY( CPUMCTX, ldtr.Attr),
876	SSMFIELD_ENTRY( CPUMCTX, tr.u64Base),
877	SSMFIELD_ENTRY( CPUMCTX, tr.u32Limit),
878	SSMFIELD_ENTRY( CPUMCTX, tr.Attr),
879	SSMFIELD_ENTRY_TERM()
880	};
881
882	/** Saved state field descriptors for CPUMCTX_VER1_6. */
883	static const SSMFIELD g_aCpumX87FieldsV16[] =
884	{
885	SSMFIELD_ENTRY( X86FXSTATE, FCW),
886	SSMFIELD_ENTRY( X86FXSTATE, FSW),
887	SSMFIELD_ENTRY( X86FXSTATE, FTW),
888	SSMFIELD_ENTRY( X86FXSTATE, FOP),
889	SSMFIELD_ENTRY( X86FXSTATE, FPUIP),
890	SSMFIELD_ENTRY( X86FXSTATE, CS),
891	SSMFIELD_ENTRY( X86FXSTATE, Rsrvd1),
892	SSMFIELD_ENTRY( X86FXSTATE, FPUDP),
893	SSMFIELD_ENTRY( X86FXSTATE, DS),
894	SSMFIELD_ENTRY( X86FXSTATE, Rsrvd2),
895	SSMFIELD_ENTRY( X86FXSTATE, MXCSR),
896	SSMFIELD_ENTRY( X86FXSTATE, MXCSR_MASK),
897	SSMFIELD_ENTRY( X86FXSTATE, aRegs[0]),
898	SSMFIELD_ENTRY( X86FXSTATE, aRegs[1]),
899	SSMFIELD_ENTRY( X86FXSTATE, aRegs[2]),
900	SSMFIELD_ENTRY( X86FXSTATE, aRegs[3]),
901	SSMFIELD_ENTRY( X86FXSTATE, aRegs[4]),
902	SSMFIELD_ENTRY( X86FXSTATE, aRegs[5]),
903	SSMFIELD_ENTRY( X86FXSTATE, aRegs[6]),
904	SSMFIELD_ENTRY( X86FXSTATE, aRegs[7]),
905	SSMFIELD_ENTRY( X86FXSTATE, aXMM[0]),
906	SSMFIELD_ENTRY( X86FXSTATE, aXMM[1]),
907	SSMFIELD_ENTRY( X86FXSTATE, aXMM[2]),
908	SSMFIELD_ENTRY( X86FXSTATE, aXMM[3]),
909	SSMFIELD_ENTRY( X86FXSTATE, aXMM[4]),
910	SSMFIELD_ENTRY( X86FXSTATE, aXMM[5]),
911	SSMFIELD_ENTRY( X86FXSTATE, aXMM[6]),
912	SSMFIELD_ENTRY( X86FXSTATE, aXMM[7]),
913	SSMFIELD_ENTRY( X86FXSTATE, aXMM[8]),
914	SSMFIELD_ENTRY( X86FXSTATE, aXMM[9]),
915	SSMFIELD_ENTRY( X86FXSTATE, aXMM[10]),
916	SSMFIELD_ENTRY( X86FXSTATE, aXMM[11]),
917	SSMFIELD_ENTRY( X86FXSTATE, aXMM[12]),
918	SSMFIELD_ENTRY( X86FXSTATE, aXMM[13]),
919	SSMFIELD_ENTRY( X86FXSTATE, aXMM[14]),
920	SSMFIELD_ENTRY( X86FXSTATE, aXMM[15]),
921	SSMFIELD_ENTRY_IGNORE( X86FXSTATE, au32RsrvdRest),
922	SSMFIELD_ENTRY_IGNORE( X86FXSTATE, au32RsrvdForSoftware),
923	SSMFIELD_ENTRY_TERM()
924	};
925
926	/** Saved state field descriptors for CPUMCTX_VER1_6. */
927	static const SSMFIELD g_aCpumCtxFieldsV16[] =
928	{
929	SSMFIELD_ENTRY( CPUMCTX, rdi),
930	SSMFIELD_ENTRY( CPUMCTX, rsi),
931	SSMFIELD_ENTRY( CPUMCTX, rbp),
932	SSMFIELD_ENTRY( CPUMCTX, rax),
933	SSMFIELD_ENTRY( CPUMCTX, rbx),
934	SSMFIELD_ENTRY( CPUMCTX, rdx),
935	SSMFIELD_ENTRY( CPUMCTX, rcx),
936	SSMFIELD_ENTRY_U32_ZX_U64( CPUMCTX, rsp),
937	SSMFIELD_ENTRY( CPUMCTX, ss.Sel),
938	SSMFIELD_ENTRY_OLD( ssPadding, sizeof(uint16_t)),
939	SSMFIELD_ENTRY_OLD( CPUMCTX, sizeof(uint64_t) /rsp_notused/),
940	SSMFIELD_ENTRY( CPUMCTX, gs.Sel),
941	SSMFIELD_ENTRY_OLD( gsPadding, sizeof(uint16_t)),
942	SSMFIELD_ENTRY( CPUMCTX, fs.Sel),
943	SSMFIELD_ENTRY_OLD( fsPadding, sizeof(uint16_t)),
944	SSMFIELD_ENTRY( CPUMCTX, es.Sel),
945	SSMFIELD_ENTRY_OLD( esPadding, sizeof(uint16_t)),
946	SSMFIELD_ENTRY( CPUMCTX, ds.Sel),
947	SSMFIELD_ENTRY_OLD( dsPadding, sizeof(uint16_t)),
948	SSMFIELD_ENTRY( CPUMCTX, cs.Sel),
949	SSMFIELD_ENTRY_OLD( csPadding, sizeof(uint16_t)*3),
950	SSMFIELD_ENTRY( CPUMCTX, rflags),
951	SSMFIELD_ENTRY( CPUMCTX, rip),
952	SSMFIELD_ENTRY( CPUMCTX, r8),
953	SSMFIELD_ENTRY( CPUMCTX, r9),
954	SSMFIELD_ENTRY( CPUMCTX, r10),
955	SSMFIELD_ENTRY( CPUMCTX, r11),
956	SSMFIELD_ENTRY( CPUMCTX, r12),
957	SSMFIELD_ENTRY( CPUMCTX, r13),
958	SSMFIELD_ENTRY( CPUMCTX, r14),
959	SSMFIELD_ENTRY( CPUMCTX, r15),
960	SSMFIELD_ENTRY_U32_ZX_U64( CPUMCTX, es.u64Base),
961	SSMFIELD_ENTRY( CPUMCTX, es.u32Limit),
962	SSMFIELD_ENTRY( CPUMCTX, es.Attr),
963	SSMFIELD_ENTRY_U32_ZX_U64( CPUMCTX, cs.u64Base),
964	SSMFIELD_ENTRY( CPUMCTX, cs.u32Limit),
965	SSMFIELD_ENTRY( CPUMCTX, cs.Attr),
966	SSMFIELD_ENTRY_U32_ZX_U64( CPUMCTX, ss.u64Base),
967	SSMFIELD_ENTRY( CPUMCTX, ss.u32Limit),
968	SSMFIELD_ENTRY( CPUMCTX, ss.Attr),
969	SSMFIELD_ENTRY_U32_ZX_U64( CPUMCTX, ds.u64Base),
970	SSMFIELD_ENTRY( CPUMCTX, ds.u32Limit),
971	SSMFIELD_ENTRY( CPUMCTX, ds.Attr),
972	SSMFIELD_ENTRY_U32_ZX_U64( CPUMCTX, fs.u64Base),
973	SSMFIELD_ENTRY( CPUMCTX, fs.u32Limit),
974	SSMFIELD_ENTRY( CPUMCTX, fs.Attr),
975	SSMFIELD_ENTRY_U32_ZX_U64( CPUMCTX, gs.u64Base),
976	SSMFIELD_ENTRY( CPUMCTX, gs.u32Limit),
977	SSMFIELD_ENTRY( CPUMCTX, gs.Attr),
978	SSMFIELD_ENTRY( CPUMCTX, cr0),
979	SSMFIELD_ENTRY( CPUMCTX, cr2),
980	SSMFIELD_ENTRY( CPUMCTX, cr3),
981	SSMFIELD_ENTRY( CPUMCTX, cr4),
982	SSMFIELD_ENTRY_OLD( cr8, sizeof(uint64_t)),
983	SSMFIELD_ENTRY( CPUMCTX, dr[0]),
984	SSMFIELD_ENTRY( CPUMCTX, dr[1]),
985	SSMFIELD_ENTRY( CPUMCTX, dr[2]),
986	SSMFIELD_ENTRY( CPUMCTX, dr[3]),
987	SSMFIELD_ENTRY_OLD( dr[4], sizeof(uint64_t)),
988	SSMFIELD_ENTRY_OLD( dr[5], sizeof(uint64_t)),
989	SSMFIELD_ENTRY( CPUMCTX, dr[6]),
990	SSMFIELD_ENTRY( CPUMCTX, dr[7]),
991	SSMFIELD_ENTRY( CPUMCTX, gdtr.cbGdt),
992	SSMFIELD_ENTRY_U32_ZX_U64( CPUMCTX, gdtr.pGdt),
993	SSMFIELD_ENTRY_OLD( gdtrPadding, sizeof(uint16_t)),
994	SSMFIELD_ENTRY_OLD( gdtrPadding64, sizeof(uint64_t)),
995	SSMFIELD_ENTRY( CPUMCTX, idtr.cbIdt),
996	SSMFIELD_ENTRY_U32_ZX_U64( CPUMCTX, idtr.pIdt),
997	SSMFIELD_ENTRY_OLD( idtrPadding, sizeof(uint16_t)),
998	SSMFIELD_ENTRY_OLD( idtrPadding64, sizeof(uint64_t)),
999	SSMFIELD_ENTRY( CPUMCTX, ldtr.Sel),
1000	SSMFIELD_ENTRY_OLD( ldtrPadding, sizeof(uint16_t)),
1001	SSMFIELD_ENTRY( CPUMCTX, tr.Sel),
1002	SSMFIELD_ENTRY_OLD( trPadding, sizeof(uint16_t)),
1003	SSMFIELD_ENTRY( CPUMCTX, SysEnter.cs),
1004	SSMFIELD_ENTRY( CPUMCTX, SysEnter.eip),
1005	SSMFIELD_ENTRY( CPUMCTX, SysEnter.esp),
1006	SSMFIELD_ENTRY( CPUMCTX, msrEFER),
1007	SSMFIELD_ENTRY( CPUMCTX, msrSTAR),
1008	SSMFIELD_ENTRY( CPUMCTX, msrPAT),
1009	SSMFIELD_ENTRY( CPUMCTX, msrLSTAR),
1010	SSMFIELD_ENTRY( CPUMCTX, msrCSTAR),
1011	SSMFIELD_ENTRY( CPUMCTX, msrSFMASK),
1012	SSMFIELD_ENTRY_OLD( msrFSBASE, sizeof(uint64_t)),
1013	SSMFIELD_ENTRY_OLD( msrGSBASE, sizeof(uint64_t)),
1014	SSMFIELD_ENTRY( CPUMCTX, msrKERNELGSBASE),
1015	SSMFIELD_ENTRY_U32_ZX_U64( CPUMCTX, ldtr.u64Base),
1016	SSMFIELD_ENTRY( CPUMCTX, ldtr.u32Limit),
1017	SSMFIELD_ENTRY( CPUMCTX, ldtr.Attr),
1018	SSMFIELD_ENTRY_U32_ZX_U64( CPUMCTX, tr.u64Base),
1019	SSMFIELD_ENTRY( CPUMCTX, tr.u32Limit),
1020	SSMFIELD_ENTRY( CPUMCTX, tr.Attr),
1021	SSMFIELD_ENTRY_OLD( padding, sizeof(uint32_t)*2),
1022	SSMFIELD_ENTRY_TERM()
1023	};
1024
1025
1026	#if defined(RT_ARCH_X86) \|\| defined(RT_ARCH_AMD64)
1027	/**
1028	* Checks for partial/leaky FXSAVE/FXRSTOR handling on AMD CPUs.
1029	*
1030	* AMD K7, K8 and newer AMD CPUs do not save/restore the x87 error pointers
1031	* (last instruction pointer, last data pointer, last opcode) except when the ES
1032	* bit (Exception Summary) in x87 FSW (FPU Status Word) is set. Thus if we don't
1033	* clear these registers there is potential, local FPU leakage from a process
1034	* using the FPU to another.
1035	*
1036	* See AMD Instruction Reference for FXSAVE, FXRSTOR.
1037	*
1038	* @param pVM The cross context VM structure.
1039	*/
1040	static void cpumR3CheckLeakyFpu(PVM pVM)
1041	{
1042	uint32_t u32CpuVersion = ASMCpuId_EAX(1);
1043	uint32_t const u32Family = u32CpuVersion >> 8;
1044	if ( u32Family >= 6 /* K7 and higher */
1045	&& (ASMIsAmdCpu() \|\| ASMIsHygonCpu()) )
1046	{
1047	uint32_t cExt = ASMCpuId_EAX(0x80000000);
1048	if (RTX86IsValidExtRange(cExt))
1049	{
1050	uint32_t fExtFeaturesEDX = ASMCpuId_EDX(0x80000001);
1051	if (fExtFeaturesEDX & X86_CPUID_AMD_FEATURE_EDX_FFXSR)
1052	{
1053	for (VMCPUID idCpu = 0; idCpu < pVM->cCpus; idCpu++)
1054	{
1055	PVMCPU pVCpu = pVM->apCpusR3[idCpu];
1056	pVCpu->cpum.s.fUseFlags \|= CPUM_USE_FFXSR_LEAKY;
1057	}
1058	Log(("CPUM: Host CPU has leaky fxsave/fxrstor behaviour\n"));
1059	}
1060	}
1061	}
1062	}
1063	#endif
1064
1065
1066	/**
1067	* Initialize the SVM hardware virtualization state.
1068	*
1069	* @param pVM The cross context VM structure.
1070	*/
1071	static void cpumR3InitSvmHwVirtState(PVM pVM)
1072	{
1073	LogRel(("CPUM: AMD-V nested-guest init\n"));
1074	for (VMCPUID i = 0; i < pVM->cCpus; i++)
1075	{
1076	PVMCPU pVCpu = pVM->apCpusR3[i];
1077	PCPUMCTX pCtx = &pVCpu->cpum.s.Guest;
1078
1079	/* Initialize that SVM hardware virtualization is available. */
1080	pCtx->hwvirt.enmHwvirt = CPUMHWVIRT_SVM;
1081
1082	AssertCompile(sizeof(pCtx->hwvirt.svm.Vmcb) == SVM_VMCB_PAGES * X86_PAGE_SIZE);
1083	AssertCompile(sizeof(pCtx->hwvirt.svm.abMsrBitmap) == SVM_MSRPM_PAGES * X86_PAGE_SIZE);
1084	AssertCompile(sizeof(pCtx->hwvirt.svm.abIoBitmap) == SVM_IOPM_PAGES * X86_PAGE_SIZE);
1085
1086	/* Initialize non-zero values. */
1087	pCtx->hwvirt.svm.GCPhysVmcb = NIL_RTGCPHYS;
1088	}
1089	}
1090
1091
1092	/**
1093	* Resets per-VCPU SVM hardware virtualization state.
1094	*
1095	* @param pVCpu The cross context virtual CPU structure.
1096	*/
1097	DECLINLINE(void) cpumR3ResetSvmHwVirtState(PVMCPU pVCpu)
1098	{
1099	PCPUMCTX pCtx = &pVCpu->cpum.s.Guest;
1100	Assert(pCtx->hwvirt.enmHwvirt == CPUMHWVIRT_SVM);
1101
1102	RT_ZERO(pCtx->hwvirt.svm.Vmcb);
1103	RT_ZERO(pCtx->hwvirt.svm.HostState);
1104	RT_ZERO(pCtx->hwvirt.svm.abMsrBitmap);
1105	RT_ZERO(pCtx->hwvirt.svm.abIoBitmap);
1106
1107	pCtx->hwvirt.svm.uMsrHSavePa = 0;
1108	pCtx->hwvirt.svm.uPrevPauseTick = 0;
1109	pCtx->hwvirt.svm.GCPhysVmcb = NIL_RTGCPHYS;
1110	pCtx->hwvirt.svm.cPauseFilter = 0;
1111	pCtx->hwvirt.svm.cPauseFilterThreshold = 0;
1112	pCtx->hwvirt.svm.fInterceptEvents = false;
1113	}
1114
1115
1116	/**
1117	* Initializes the VMX hardware virtualization state.
1118	*
1119	* @param pVM The cross context VM structure.
1120	*/
1121	static void cpumR3InitVmxHwVirtState(PVM pVM)
1122	{
1123	LogRel(("CPUM: VT-x nested-guest init\n"));
1124	for (VMCPUID i = 0; i < pVM->cCpus; i++)
1125	{
1126	PVMCPU pVCpu = pVM->apCpusR3[i];
1127	PCPUMCTX pCtx = &pVCpu->cpum.s.Guest;
1128
1129	/* Initialize that VMX hardware virtualization is available. */
1130	pCtx->hwvirt.enmHwvirt = CPUMHWVIRT_VMX;
1131
1132	AssertCompile(sizeof(pCtx->hwvirt.vmx.Vmcs) == VMX_V_VMCS_PAGES * X86_PAGE_SIZE);
1133	AssertCompile(sizeof(pCtx->hwvirt.vmx.Vmcs) == VMX_V_VMCS_SIZE);
1134	AssertCompile(sizeof(pCtx->hwvirt.vmx.ShadowVmcs) == VMX_V_SHADOW_VMCS_PAGES * X86_PAGE_SIZE);
1135	AssertCompile(sizeof(pCtx->hwvirt.vmx.ShadowVmcs) == VMX_V_SHADOW_VMCS_SIZE);
1136	AssertCompile(sizeof(pCtx->hwvirt.vmx.abVmreadBitmap) == VMX_V_VMREAD_VMWRITE_BITMAP_PAGES * X86_PAGE_SIZE);
1137	AssertCompile(sizeof(pCtx->hwvirt.vmx.abVmreadBitmap) == VMX_V_VMREAD_VMWRITE_BITMAP_SIZE);
1138	AssertCompile(sizeof(pCtx->hwvirt.vmx.abVmwriteBitmap) == VMX_V_VMREAD_VMWRITE_BITMAP_PAGES * X86_PAGE_SIZE);
1139	AssertCompile(sizeof(pCtx->hwvirt.vmx.abVmwriteBitmap) == VMX_V_VMREAD_VMWRITE_BITMAP_SIZE);
1140	AssertCompile(sizeof(pCtx->hwvirt.vmx.aEntryMsrLoadArea) == VMX_V_AUTOMSR_AREA_PAGES * X86_PAGE_SIZE);
1141	AssertCompile(sizeof(pCtx->hwvirt.vmx.aEntryMsrLoadArea) == VMX_V_AUTOMSR_AREA_SIZE);
1142	AssertCompile(sizeof(pCtx->hwvirt.vmx.aExitMsrStoreArea) == VMX_V_AUTOMSR_AREA_PAGES * X86_PAGE_SIZE);
1143	AssertCompile(sizeof(pCtx->hwvirt.vmx.aExitMsrStoreArea) == VMX_V_AUTOMSR_AREA_SIZE);
1144	AssertCompile(sizeof(pCtx->hwvirt.vmx.aExitMsrLoadArea) == VMX_V_AUTOMSR_AREA_PAGES * X86_PAGE_SIZE);
1145	AssertCompile(sizeof(pCtx->hwvirt.vmx.aExitMsrLoadArea) == VMX_V_AUTOMSR_AREA_SIZE);
1146	AssertCompile(sizeof(pCtx->hwvirt.vmx.abMsrBitmap) == VMX_V_MSR_BITMAP_PAGES * X86_PAGE_SIZE);
1147	AssertCompile(sizeof(pCtx->hwvirt.vmx.abMsrBitmap) == VMX_V_MSR_BITMAP_SIZE);
1148	AssertCompile(sizeof(pCtx->hwvirt.vmx.abIoBitmap) == (VMX_V_IO_BITMAP_A_PAGES + VMX_V_IO_BITMAP_B_PAGES) * X86_PAGE_SIZE);
1149	AssertCompile(sizeof(pCtx->hwvirt.vmx.abIoBitmap) == VMX_V_IO_BITMAP_A_SIZE + VMX_V_IO_BITMAP_B_SIZE);
1150
1151	/* Initialize non-zero values. */
1152	pCtx->hwvirt.vmx.GCPhysVmxon = NIL_RTGCPHYS;
1153	pCtx->hwvirt.vmx.GCPhysShadowVmcs = NIL_RTGCPHYS;
1154	pCtx->hwvirt.vmx.GCPhysVmcs = NIL_RTGCPHYS;
1155	}
1156	}
1157
1158
1159	/**
1160	* Resets per-VCPU VMX hardware virtualization state.
1161	*
1162	* @param pVCpu The cross context virtual CPU structure.
1163	*/
1164	DECLINLINE(void) cpumR3ResetVmxHwVirtState(PVMCPU pVCpu)
1165	{
1166	PCPUMCTX pCtx = &pVCpu->cpum.s.Guest;
1167	Assert(pCtx->hwvirt.enmHwvirt == CPUMHWVIRT_VMX);
1168
1169	RT_ZERO(pCtx->hwvirt.vmx.Vmcs);
1170	RT_ZERO(pCtx->hwvirt.vmx.ShadowVmcs);
1171	RT_ZERO(pCtx->hwvirt.vmx.abVmreadBitmap);
1172	RT_ZERO(pCtx->hwvirt.vmx.abVmwriteBitmap);
1173	RT_ZERO(pCtx->hwvirt.vmx.aEntryMsrLoadArea);
1174	RT_ZERO(pCtx->hwvirt.vmx.aExitMsrStoreArea);
1175	RT_ZERO(pCtx->hwvirt.vmx.aExitMsrLoadArea);
1176	RT_ZERO(pCtx->hwvirt.vmx.abMsrBitmap);
1177	RT_ZERO(pCtx->hwvirt.vmx.abIoBitmap);
1178
1179	pCtx->hwvirt.vmx.GCPhysVmxon = NIL_RTGCPHYS;
1180	pCtx->hwvirt.vmx.GCPhysShadowVmcs = NIL_RTGCPHYS;
1181	pCtx->hwvirt.vmx.GCPhysVmcs = NIL_RTGCPHYS;
1182	pCtx->hwvirt.vmx.fInVmxRootMode = false;
1183	pCtx->hwvirt.vmx.fInVmxNonRootMode = false;
1184	/* Don't reset diagnostics here. */
1185
1186	pCtx->hwvirt.vmx.fInterceptEvents = false;
1187	pCtx->hwvirt.vmx.fNmiUnblockingIret = false;
1188	pCtx->hwvirt.vmx.uFirstPauseLoopTick = 0;
1189	pCtx->hwvirt.vmx.uPrevPauseTick = 0;
1190	pCtx->hwvirt.vmx.uEntryTick = 0;
1191	pCtx->hwvirt.vmx.offVirtApicWrite = 0;
1192	pCtx->hwvirt.vmx.fVirtNmiBlocking = false;
1193
1194	/* Stop any VMX-preemption timer. */
1195	CPUMStopGuestVmxPremptTimer(pVCpu);
1196
1197	/* Clear all nested-guest FFs. */
1198	VMCPU_FF_CLEAR_MASK(pVCpu, VMCPU_FF_VMX_ALL_MASK);
1199	}
1200
1201
1202	/**
1203	* Displays the host and guest VMX features.
1204	*
1205	* @param pVM The cross context VM structure.
1206	* @param pHlp The info helper functions.
1207	* @param pszArgs "terse", "default" or "verbose".
1208	*/
1209	static DECLCALLBACK(void) cpumR3InfoVmxFeatures(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
1210	{
1211	RT_NOREF(pszArgs);
1212	PCCPUMFEATURES pHostFeatures = &pVM->cpum.s.HostFeatures;
1213	PCCPUMFEATURES pGuestFeatures = &pVM->cpum.s.GuestFeatures;
1214	if ( pHostFeatures->enmCpuVendor == CPUMCPUVENDOR_INTEL
1215	\|\| pHostFeatures->enmCpuVendor == CPUMCPUVENDOR_VIA
1216	\|\| pHostFeatures->enmCpuVendor == CPUMCPUVENDOR_SHANGHAI)
1217	{
1218	#define VMXFEATDUMP(a_szDesc, a_Var) \
1219	pHlp->pfnPrintf(pHlp, " %s = %u (%u)\n", a_szDesc, pGuestFeatures->a_Var, pHostFeatures->a_Var)
1220
1221	pHlp->pfnPrintf(pHlp, "Nested hardware virtualization - VMX features\n");
1222	pHlp->pfnPrintf(pHlp, " Mnemonic - Description = guest (host)\n");
1223	VMXFEATDUMP("VMX - Virtual-Machine Extensions ", fVmx);
1224	/* Basic. */
1225	VMXFEATDUMP("InsOutInfo - INS/OUTS instruction info. ", fVmxInsOutInfo);
1226
1227	/* Pin-based controls. */
1228	VMXFEATDUMP("ExtIntExit - External interrupt exiting ", fVmxExtIntExit);
1229	VMXFEATDUMP("NmiExit - NMI exiting ", fVmxNmiExit);
1230	VMXFEATDUMP("VirtNmi - Virtual NMIs ", fVmxVirtNmi);
1231	VMXFEATDUMP("PreemptTimer - VMX preemption timer ", fVmxPreemptTimer);
1232	VMXFEATDUMP("PostedInt - Posted interrupts ", fVmxPostedInt);
1233
1234	/* Processor-based controls. */
1235	VMXFEATDUMP("IntWindowExit - Interrupt-window exiting ", fVmxIntWindowExit);
1236	VMXFEATDUMP("TscOffsetting - TSC offsetting ", fVmxTscOffsetting);
1237	VMXFEATDUMP("HltExit - HLT exiting ", fVmxHltExit);
1238	VMXFEATDUMP("InvlpgExit - INVLPG exiting ", fVmxInvlpgExit);
1239	VMXFEATDUMP("MwaitExit - MWAIT exiting ", fVmxMwaitExit);
1240	VMXFEATDUMP("RdpmcExit - RDPMC exiting ", fVmxRdpmcExit);
1241	VMXFEATDUMP("RdtscExit - RDTSC exiting ", fVmxRdtscExit);
1242	VMXFEATDUMP("Cr3LoadExit - CR3-load exiting ", fVmxCr3LoadExit);
1243	VMXFEATDUMP("Cr3StoreExit - CR3-store exiting ", fVmxCr3StoreExit);
1244	VMXFEATDUMP("TertiaryExecCtls - Activate tertiary controls ", fVmxTertiaryExecCtls);
1245	VMXFEATDUMP("Cr8LoadExit - CR8-load exiting ", fVmxCr8LoadExit);
1246	VMXFEATDUMP("Cr8StoreExit - CR8-store exiting ", fVmxCr8StoreExit);
1247	VMXFEATDUMP("UseTprShadow - Use TPR shadow ", fVmxUseTprShadow);
1248	VMXFEATDUMP("NmiWindowExit - NMI-window exiting ", fVmxNmiWindowExit);
1249	VMXFEATDUMP("MovDRxExit - Mov-DR exiting ", fVmxMovDRxExit);
1250	VMXFEATDUMP("UncondIoExit - Unconditional I/O exiting ", fVmxUncondIoExit);
1251	VMXFEATDUMP("UseIoBitmaps - Use I/O bitmaps ", fVmxUseIoBitmaps);
1252	VMXFEATDUMP("MonitorTrapFlag - Monitor Trap Flag ", fVmxMonitorTrapFlag);
1253	VMXFEATDUMP("UseMsrBitmaps - MSR bitmaps ", fVmxUseMsrBitmaps);
1254	VMXFEATDUMP("MonitorExit - MONITOR exiting ", fVmxMonitorExit);
1255	VMXFEATDUMP("PauseExit - PAUSE exiting ", fVmxPauseExit);
1256	VMXFEATDUMP("SecondaryExecCtl - Activate secondary controls ", fVmxSecondaryExecCtls);
1257
1258	/* Secondary processor-based controls. */
1259	VMXFEATDUMP("VirtApic - Virtualize-APIC accesses ", fVmxVirtApicAccess);
1260	VMXFEATDUMP("Ept - Extended Page Tables ", fVmxEpt);
1261	VMXFEATDUMP("DescTableExit - Descriptor-table exiting ", fVmxDescTableExit);
1262	VMXFEATDUMP("Rdtscp - Enable RDTSCP ", fVmxRdtscp);
1263	VMXFEATDUMP("VirtX2ApicMode - Virtualize-x2APIC mode ", fVmxVirtX2ApicMode);
1264	VMXFEATDUMP("Vpid - Enable VPID ", fVmxVpid);
1265	VMXFEATDUMP("WbinvdExit - WBINVD exiting ", fVmxWbinvdExit);
1266	VMXFEATDUMP("UnrestrictedGuest - Unrestricted guest ", fVmxUnrestrictedGuest);
1267	VMXFEATDUMP("ApicRegVirt - APIC-register virtualization ", fVmxApicRegVirt);
1268	VMXFEATDUMP("VirtIntDelivery - Virtual-interrupt delivery ", fVmxVirtIntDelivery);
1269	VMXFEATDUMP("PauseLoopExit - PAUSE-loop exiting ", fVmxPauseLoopExit);
1270	VMXFEATDUMP("RdrandExit - RDRAND exiting ", fVmxRdrandExit);
1271	VMXFEATDUMP("Invpcid - Enable INVPCID ", fVmxInvpcid);
1272	VMXFEATDUMP("VmFuncs - Enable VM Functions ", fVmxVmFunc);
1273	VMXFEATDUMP("VmcsShadowing - VMCS shadowing ", fVmxVmcsShadowing);
1274	VMXFEATDUMP("RdseedExiting - RDSEED exiting ", fVmxRdseedExit);
1275	VMXFEATDUMP("PML - Page-Modification Log ", fVmxPml);
1276	VMXFEATDUMP("EptVe - EPT violations can cause #VE ", fVmxEptXcptVe);
1277	VMXFEATDUMP("ConcealVmxFromPt - Conceal VMX from Processor Trace ", fVmxConcealVmxFromPt);
1278	VMXFEATDUMP("XsavesXRstors - Enable XSAVES/XRSTORS ", fVmxXsavesXrstors);
1279	VMXFEATDUMP("PasidTranslate - PASID translation ", fVmxPasidTranslate);
1280	VMXFEATDUMP("ModeBasedExecuteEpt - Mode-based execute permissions ", fVmxModeBasedExecuteEpt);
1281	VMXFEATDUMP("SppEpt - Sub-page page write permissions for EPT ", fVmxSppEpt);
1282	VMXFEATDUMP("PtEpt - Processor Trace address' translatable by EPT ", fVmxPtEpt);
1283	VMXFEATDUMP("UseTscScaling - Use TSC scaling ", fVmxUseTscScaling);
1284	VMXFEATDUMP("UserWaitPause - Enable TPAUSE, UMONITOR and UMWAIT ", fVmxUserWaitPause);
1285	VMXFEATDUMP("Pconfig - Enable PCONFIG ", fVmxPconfig);
1286	VMXFEATDUMP("EnclvExit - ENCLV exiting ", fVmxEnclvExit);
1287	VMXFEATDUMP("BusLockDetect - VMM Bus-Lock detection ", fVmxBusLockDetect);
1288	VMXFEATDUMP("InstrTimeout - Instruction timeout ", fVmxInstrTimeout);
1289
1290	/* Tertiary processor-based controls. */
1291	VMXFEATDUMP("LoadIwKeyExit - LOADIWKEY exiting ", fVmxLoadIwKeyExit);
1292	VMXFEATDUMP("HLAT - Hypervisor-managed linear-address translation ", fVmxHlat);
1293	VMXFEATDUMP("EptPagingWrite - EPT paging-write ", fVmxEptPagingWrite);
1294	VMXFEATDUMP("GstPagingVerify - Guest-paging verification ", fVmxGstPagingVerify);
1295	VMXFEATDUMP("IpiVirt - IPI virtualization ", fVmxIpiVirt);
1296	VMXFEATDUMP("VirtSpecCtrl - Virtualize IA32_SPEC_CTRL ", fVmxVirtSpecCtrl);
1297
1298	/* VM-entry controls. */
1299	VMXFEATDUMP("EntryLoadDebugCtls - Load debug controls on VM-entry ", fVmxEntryLoadDebugCtls);
1300	VMXFEATDUMP("Ia32eModeGuest - IA-32e mode guest ", fVmxIa32eModeGuest);
1301	VMXFEATDUMP("EntryLoadEferMsr - Load IA32_EFER MSR on VM-entry ", fVmxEntryLoadEferMsr);
1302	VMXFEATDUMP("EntryLoadPatMsr - Load IA32_PAT MSR on VM-entry ", fVmxEntryLoadPatMsr);
1303
1304	/* VM-exit controls. */
1305	VMXFEATDUMP("ExitSaveDebugCtls - Save debug controls on VM-exit ", fVmxExitSaveDebugCtls);
1306	VMXFEATDUMP("HostAddrSpaceSize - Host address-space size ", fVmxHostAddrSpaceSize);
1307	VMXFEATDUMP("ExitAckExtInt - Acknowledge interrupt on VM-exit ", fVmxExitAckExtInt);
1308	VMXFEATDUMP("ExitSavePatMsr - Save IA32_PAT MSR on VM-exit ", fVmxExitSavePatMsr);
1309	VMXFEATDUMP("ExitLoadPatMsr - Load IA32_PAT MSR on VM-exit ", fVmxExitLoadPatMsr);
1310	VMXFEATDUMP("ExitSaveEferMsr - Save IA32_EFER MSR on VM-exit ", fVmxExitSaveEferMsr);
1311	VMXFEATDUMP("ExitLoadEferMsr - Load IA32_EFER MSR on VM-exit ", fVmxExitLoadEferMsr);
1312	VMXFEATDUMP("SavePreemptTimer - Save VMX-preemption timer ", fVmxSavePreemptTimer);
1313	VMXFEATDUMP("SecondaryExitCtls - Secondary VM-exit controls ", fVmxSecondaryExitCtls);
1314
1315	/* Miscellaneous data. */
1316	VMXFEATDUMP("ExitSaveEferLma - Save IA32_EFER.LMA on VM-exit ", fVmxExitSaveEferLma);
1317	VMXFEATDUMP("IntelPt - Intel Processor Trace in VMX operation ", fVmxPt);
1318	VMXFEATDUMP("VmwriteAll - VMWRITE to any supported VMCS field ", fVmxVmwriteAll);
1319	VMXFEATDUMP("EntryInjectSoftInt - Inject softint. with 0-len instr. ", fVmxEntryInjectSoftInt);
1320	#undef VMXFEATDUMP
1321	}
1322	else
1323	pHlp->pfnPrintf(pHlp, "No VMX features present - requires an Intel or compatible CPU.\n");
1324	}
1325
1326
1327	/**
1328	* Checks whether nested-guest execution using hardware-assisted VMX (e.g, using HM
1329	* or NEM) is allowed.
1330	*
1331	* @returns @c true if hardware-assisted nested-guest execution is allowed, @c false
1332	* otherwise.
1333	* @param pVM The cross context VM structure.
1334	*/
1335	static bool cpumR3IsHwAssistNstGstExecAllowed(PVM pVM)
1336	{
1337	AssertMsg(pVM->bMainExecutionEngine != VM_EXEC_ENGINE_NOT_SET, ("Calling this function too early!\n"));
1338	#ifndef VBOX_WITH_NESTED_HWVIRT_ONLY_IN_IEM
1339	if ( pVM->bMainExecutionEngine == VM_EXEC_ENGINE_HW_VIRT
1340	\|\| pVM->bMainExecutionEngine == VM_EXEC_ENGINE_NATIVE_API)
1341	return true;
1342	#else
1343	NOREF(pVM);
1344	#endif
1345	return false;
1346	}
1347
1348
1349	/**
1350	* Initializes the VMX guest MSRs from guest CPU features based on the host MSRs.
1351	*
1352	* @param pVM The cross context VM structure.
1353	* @param pHostVmxMsrs The host VMX MSRs. Pass NULL when fully emulating VMX
1354	* and no hardware-assisted nested-guest execution is
1355	* possible for this VM.
1356	* @param pGuestFeatures The guest features to use (only VMX features are
1357	* accessed).
1358	* @param pGuestVmxMsrs Where to store the initialized guest VMX MSRs.
1359	*
1360	* @remarks This function ASSUMES the VMX guest-features are already exploded!
1361	*/
1362	static void cpumR3InitVmxGuestMsrs(PVM pVM, PCVMXMSRS pHostVmxMsrs, PCCPUMFEATURES pGuestFeatures, PVMXMSRS pGuestVmxMsrs)
1363	{
1364	bool const fIsNstGstHwExecAllowed = cpumR3IsHwAssistNstGstExecAllowed(pVM);
1365
1366	Assert(!fIsNstGstHwExecAllowed \|\| pHostVmxMsrs);
1367	Assert(pGuestFeatures->fVmx);
1368
1369	/* Basic information. */
1370	uint8_t const fTrueVmxMsrs = 1;
1371	{
1372	uint64_t const u64Basic = RT_BF_MAKE(VMX_BF_BASIC_VMCS_ID, VMX_V_VMCS_REVISION_ID )
1373	\| RT_BF_MAKE(VMX_BF_BASIC_VMCS_SIZE, VMX_V_VMCS_SIZE )
1374	\| RT_BF_MAKE(VMX_BF_BASIC_PHYSADDR_WIDTH, !pGuestFeatures->fLongMode )
1375	\| RT_BF_MAKE(VMX_BF_BASIC_DUAL_MON, 0 )
1376	\| RT_BF_MAKE(VMX_BF_BASIC_VMCS_MEM_TYPE, VMX_BASIC_MEM_TYPE_WB )
1377	\| RT_BF_MAKE(VMX_BF_BASIC_VMCS_INS_OUTS, pGuestFeatures->fVmxInsOutInfo)
1378	\| RT_BF_MAKE(VMX_BF_BASIC_TRUE_CTLS, fTrueVmxMsrs );
1379	pGuestVmxMsrs->u64Basic = u64Basic;
1380	}
1381
1382	/* Pin-based VM-execution controls. */
1383	{
1384	uint32_t const fFeatures = (pGuestFeatures->fVmxExtIntExit << VMX_BF_PIN_CTLS_EXT_INT_EXIT_SHIFT )
1385	\| (pGuestFeatures->fVmxNmiExit << VMX_BF_PIN_CTLS_NMI_EXIT_SHIFT )
1386	\| (pGuestFeatures->fVmxVirtNmi << VMX_BF_PIN_CTLS_VIRT_NMI_SHIFT )
1387	\| (pGuestFeatures->fVmxPreemptTimer << VMX_BF_PIN_CTLS_PREEMPT_TIMER_SHIFT)
1388	\| (pGuestFeatures->fVmxPostedInt << VMX_BF_PIN_CTLS_POSTED_INT_SHIFT );
1389	uint32_t const fAllowed0 = VMX_PIN_CTLS_DEFAULT1;
1390	uint32_t const fAllowed1 = fFeatures \| VMX_PIN_CTLS_DEFAULT1;
1391	AssertMsg((fAllowed0 & fAllowed1) == fAllowed0, ("fAllowed0=%#RX32 fAllowed1=%#RX32 fFeatures=%#RX32\n",
1392	fAllowed0, fAllowed1, fFeatures));
1393	pGuestVmxMsrs->PinCtls.u = RT_MAKE_U64(fAllowed0, fAllowed1);
1394
1395	/* True pin-based VM-execution controls. */
1396	if (fTrueVmxMsrs)
1397	{
1398	/* VMX_PIN_CTLS_DEFAULT1 contains MB1 reserved bits and must be reserved MB1 in true pin-based controls as well. */
1399	pGuestVmxMsrs->TruePinCtls.u = pGuestVmxMsrs->PinCtls.u;
1400	}
1401	}
1402
1403	/* Processor-based VM-execution controls. */
1404	{
1405	uint32_t const fFeatures = (pGuestFeatures->fVmxIntWindowExit << VMX_BF_PROC_CTLS_INT_WINDOW_EXIT_SHIFT )
1406	\| (pGuestFeatures->fVmxTscOffsetting << VMX_BF_PROC_CTLS_USE_TSC_OFFSETTING_SHIFT)
1407	\| (pGuestFeatures->fVmxHltExit << VMX_BF_PROC_CTLS_HLT_EXIT_SHIFT )
1408	\| (pGuestFeatures->fVmxInvlpgExit << VMX_BF_PROC_CTLS_INVLPG_EXIT_SHIFT )
1409	\| (pGuestFeatures->fVmxMwaitExit << VMX_BF_PROC_CTLS_MWAIT_EXIT_SHIFT )
1410	\| (pGuestFeatures->fVmxRdpmcExit << VMX_BF_PROC_CTLS_RDPMC_EXIT_SHIFT )
1411	\| (pGuestFeatures->fVmxRdtscExit << VMX_BF_PROC_CTLS_RDTSC_EXIT_SHIFT )
1412	\| (pGuestFeatures->fVmxCr3LoadExit << VMX_BF_PROC_CTLS_CR3_LOAD_EXIT_SHIFT )
1413	\| (pGuestFeatures->fVmxCr3StoreExit << VMX_BF_PROC_CTLS_CR3_STORE_EXIT_SHIFT )
1414	\| (pGuestFeatures->fVmxTertiaryExecCtls << VMX_BF_PROC_CTLS_USE_TERTIARY_CTLS_SHIFT )
1415	\| (pGuestFeatures->fVmxCr8LoadExit << VMX_BF_PROC_CTLS_CR8_LOAD_EXIT_SHIFT )
1416	\| (pGuestFeatures->fVmxCr8StoreExit << VMX_BF_PROC_CTLS_CR8_STORE_EXIT_SHIFT )
1417	\| (pGuestFeatures->fVmxUseTprShadow << VMX_BF_PROC_CTLS_USE_TPR_SHADOW_SHIFT )
1418	\| (pGuestFeatures->fVmxNmiWindowExit << VMX_BF_PROC_CTLS_NMI_WINDOW_EXIT_SHIFT )
1419	\| (pGuestFeatures->fVmxMovDRxExit << VMX_BF_PROC_CTLS_MOV_DR_EXIT_SHIFT )
1420	\| (pGuestFeatures->fVmxUncondIoExit << VMX_BF_PROC_CTLS_UNCOND_IO_EXIT_SHIFT )
1421	\| (pGuestFeatures->fVmxUseIoBitmaps << VMX_BF_PROC_CTLS_USE_IO_BITMAPS_SHIFT )
1422	\| (pGuestFeatures->fVmxMonitorTrapFlag << VMX_BF_PROC_CTLS_MONITOR_TRAP_FLAG_SHIFT )
1423	\| (pGuestFeatures->fVmxUseMsrBitmaps << VMX_BF_PROC_CTLS_USE_MSR_BITMAPS_SHIFT )
1424	\| (pGuestFeatures->fVmxMonitorExit << VMX_BF_PROC_CTLS_MONITOR_EXIT_SHIFT )
1425	\| (pGuestFeatures->fVmxPauseExit << VMX_BF_PROC_CTLS_PAUSE_EXIT_SHIFT )
1426	\| (pGuestFeatures->fVmxSecondaryExecCtls << VMX_BF_PROC_CTLS_USE_SECONDARY_CTLS_SHIFT);
1427	uint32_t const fAllowed0 = VMX_PROC_CTLS_DEFAULT1;
1428	uint32_t const fAllowed1 = fFeatures \| VMX_PROC_CTLS_DEFAULT1;
1429	AssertMsg((fAllowed0 & fAllowed1) == fAllowed0, ("fAllowed0=%#RX32 fAllowed1=%#RX32 fFeatures=%#RX32\n", fAllowed0,
1430	fAllowed1, fFeatures));
1431	pGuestVmxMsrs->ProcCtls.u = RT_MAKE_U64(fAllowed0, fAllowed1);
1432
1433	/* True processor-based VM-execution controls. */
1434	if (fTrueVmxMsrs)
1435	{
1436	/* VMX_PROC_CTLS_DEFAULT1 contains MB1 reserved bits but the following are not really reserved. */
1437	uint32_t const fTrueAllowed0 = VMX_PROC_CTLS_DEFAULT1 & ~( VMX_BF_PROC_CTLS_CR3_LOAD_EXIT_MASK
1438	\| VMX_BF_PROC_CTLS_CR3_STORE_EXIT_MASK);
1439	uint32_t const fTrueAllowed1 = fFeatures \| fTrueAllowed0;
1440	pGuestVmxMsrs->TrueProcCtls.u = RT_MAKE_U64(fTrueAllowed0, fTrueAllowed1);
1441	}
1442	}
1443
1444	/* Secondary processor-based VM-execution controls. */
1445	if (pGuestFeatures->fVmxSecondaryExecCtls)
1446	{
1447	uint32_t const fFeatures = (pGuestFeatures->fVmxVirtApicAccess << VMX_BF_PROC_CTLS2_VIRT_APIC_ACCESS_SHIFT )
1448	\| (pGuestFeatures->fVmxEpt << VMX_BF_PROC_CTLS2_EPT_SHIFT )
1449	\| (pGuestFeatures->fVmxDescTableExit << VMX_BF_PROC_CTLS2_DESC_TABLE_EXIT_SHIFT )
1450	\| (pGuestFeatures->fVmxRdtscp << VMX_BF_PROC_CTLS2_RDTSCP_SHIFT )
1451	\| (pGuestFeatures->fVmxVirtX2ApicMode << VMX_BF_PROC_CTLS2_VIRT_X2APIC_MODE_SHIFT )
1452	\| (pGuestFeatures->fVmxVpid << VMX_BF_PROC_CTLS2_VPID_SHIFT )
1453	\| (pGuestFeatures->fVmxWbinvdExit << VMX_BF_PROC_CTLS2_WBINVD_EXIT_SHIFT )
1454	\| (pGuestFeatures->fVmxUnrestrictedGuest << VMX_BF_PROC_CTLS2_UNRESTRICTED_GUEST_SHIFT )
1455	\| (pGuestFeatures->fVmxApicRegVirt << VMX_BF_PROC_CTLS2_APIC_REG_VIRT_SHIFT )
1456	\| (pGuestFeatures->fVmxVirtIntDelivery << VMX_BF_PROC_CTLS2_VIRT_INT_DELIVERY_SHIFT )
1457	\| (pGuestFeatures->fVmxPauseLoopExit << VMX_BF_PROC_CTLS2_PAUSE_LOOP_EXIT_SHIFT )
1458	\| (pGuestFeatures->fVmxRdrandExit << VMX_BF_PROC_CTLS2_RDRAND_EXIT_SHIFT )
1459	\| (pGuestFeatures->fVmxInvpcid << VMX_BF_PROC_CTLS2_INVPCID_SHIFT )
1460	\| (pGuestFeatures->fVmxVmFunc << VMX_BF_PROC_CTLS2_VMFUNC_SHIFT )
1461	\| (pGuestFeatures->fVmxVmcsShadowing << VMX_BF_PROC_CTLS2_VMCS_SHADOWING_SHIFT )
1462	\| (pGuestFeatures->fVmxRdseedExit << VMX_BF_PROC_CTLS2_RDSEED_EXIT_SHIFT )
1463	\| (pGuestFeatures->fVmxPml << VMX_BF_PROC_CTLS2_PML_SHIFT )
1464	\| (pGuestFeatures->fVmxEptXcptVe << VMX_BF_PROC_CTLS2_EPT_VE_SHIFT )
1465	\| (pGuestFeatures->fVmxConcealVmxFromPt << VMX_BF_PROC_CTLS2_CONCEAL_VMX_FROM_PT_SHIFT)
1466	\| (pGuestFeatures->fVmxXsavesXrstors << VMX_BF_PROC_CTLS2_XSAVES_XRSTORS_SHIFT )
1467	\| (pGuestFeatures->fVmxPasidTranslate << VMX_BF_PROC_CTLS2_PASID_TRANSLATE_SHIFT )
1468	\| (pGuestFeatures->fVmxModeBasedExecuteEpt << VMX_BF_PROC_CTLS2_MODE_BASED_EPT_PERM_SHIFT)
1469	\| (pGuestFeatures->fVmxSppEpt << VMX_BF_PROC_CTLS2_SPP_EPT_SHIFT )
1470	\| (pGuestFeatures->fVmxPtEpt << VMX_BF_PROC_CTLS2_PT_EPT_SHIFT )
1471	\| (pGuestFeatures->fVmxUseTscScaling << VMX_BF_PROC_CTLS2_TSC_SCALING_SHIFT )
1472	\| (pGuestFeatures->fVmxUserWaitPause << VMX_BF_PROC_CTLS2_USER_WAIT_PAUSE_SHIFT )
1473	\| (pGuestFeatures->fVmxPconfig << VMX_BF_PROC_CTLS2_PCONFIG_SHIFT )
1474	\| (pGuestFeatures->fVmxEnclvExit << VMX_BF_PROC_CTLS2_ENCLV_EXIT_SHIFT )
1475	\| (pGuestFeatures->fVmxBusLockDetect << VMX_BF_PROC_CTLS2_BUSLOCK_DETECT_SHIFT )
1476	\| (pGuestFeatures->fVmxInstrTimeout << VMX_BF_PROC_CTLS2_INSTR_TIMEOUT_SHIFT );
1477	uint32_t const fAllowed0 = 0;
1478	uint32_t const fAllowed1 = fFeatures;
1479	pGuestVmxMsrs->ProcCtls2.u = RT_MAKE_U64(fAllowed0, fAllowed1);
1480	}
1481
1482	/* Tertiary processor-based VM-execution controls. */
1483	if (pGuestFeatures->fVmxTertiaryExecCtls)
1484	{
1485	pGuestVmxMsrs->u64ProcCtls3 = (pGuestFeatures->fVmxLoadIwKeyExit << VMX_BF_PROC_CTLS3_LOADIWKEY_EXIT_SHIFT)
1486	\| (pGuestFeatures->fVmxHlat << VMX_BF_PROC_CTLS3_HLAT_SHIFT)
1487	\| (pGuestFeatures->fVmxEptPagingWrite << VMX_BF_PROC_CTLS3_EPT_PAGING_WRITE_SHIFT)
1488	\| (pGuestFeatures->fVmxGstPagingVerify << VMX_BF_PROC_CTLS3_GST_PAGING_VERIFY_SHIFT)
1489	\| (pGuestFeatures->fVmxIpiVirt << VMX_BF_PROC_CTLS3_IPI_VIRT_SHIFT)
1490	\| (pGuestFeatures->fVmxVirtSpecCtrl << VMX_BF_PROC_CTLS3_VIRT_SPEC_CTRL_SHIFT);
1491	}
1492
1493	/* VM-exit controls. */
1494	{
1495	uint32_t const fFeatures = (pGuestFeatures->fVmxExitSaveDebugCtls << VMX_BF_EXIT_CTLS_SAVE_DEBUG_SHIFT )
1496	\| (pGuestFeatures->fVmxHostAddrSpaceSize << VMX_BF_EXIT_CTLS_HOST_ADDR_SPACE_SIZE_SHIFT)
1497	\| (pGuestFeatures->fVmxExitAckExtInt << VMX_BF_EXIT_CTLS_ACK_EXT_INT_SHIFT )
1498	\| (pGuestFeatures->fVmxExitSavePatMsr << VMX_BF_EXIT_CTLS_SAVE_PAT_MSR_SHIFT )
1499	\| (pGuestFeatures->fVmxExitLoadPatMsr << VMX_BF_EXIT_CTLS_LOAD_PAT_MSR_SHIFT )
1500	\| (pGuestFeatures->fVmxExitSaveEferMsr << VMX_BF_EXIT_CTLS_SAVE_EFER_MSR_SHIFT )
1501	\| (pGuestFeatures->fVmxExitLoadEferMsr << VMX_BF_EXIT_CTLS_LOAD_EFER_MSR_SHIFT )
1502	\| (pGuestFeatures->fVmxSavePreemptTimer << VMX_BF_EXIT_CTLS_SAVE_PREEMPT_TIMER_SHIFT )
1503	\| (pGuestFeatures->fVmxSecondaryExitCtls << VMX_BF_EXIT_CTLS_USE_SECONDARY_CTLS_SHIFT );
1504	/* Set the default1 class bits. See Intel spec. A.4 "VM-exit Controls". */
1505	uint32_t const fAllowed0 = VMX_EXIT_CTLS_DEFAULT1;
1506	uint32_t const fAllowed1 = fFeatures \| VMX_EXIT_CTLS_DEFAULT1;
1507	AssertMsg((fAllowed0 & fAllowed1) == fAllowed0, ("fAllowed0=%#RX32 fAllowed1=%#RX32 fFeatures=%#RX32\n", fAllowed0,
1508	fAllowed1, fFeatures));
1509	pGuestVmxMsrs->ExitCtls.u = RT_MAKE_U64(fAllowed0, fAllowed1);
1510
1511	/* True VM-exit controls. */
1512	if (fTrueVmxMsrs)
1513	{
1514	/* VMX_EXIT_CTLS_DEFAULT1 contains MB1 reserved bits but the following are not really reserved */
1515	uint32_t const fTrueAllowed0 = VMX_EXIT_CTLS_DEFAULT1 & ~VMX_BF_EXIT_CTLS_SAVE_DEBUG_MASK;
1516	uint32_t const fTrueAllowed1 = fFeatures \| fTrueAllowed0;
1517	pGuestVmxMsrs->TrueExitCtls.u = RT_MAKE_U64(fTrueAllowed0, fTrueAllowed1);
1518	}
1519	}
1520
1521	/* VM-entry controls. */
1522	{
1523	uint32_t const fFeatures = (pGuestFeatures->fVmxEntryLoadDebugCtls << VMX_BF_ENTRY_CTLS_LOAD_DEBUG_SHIFT )
1524	\| (pGuestFeatures->fVmxIa32eModeGuest << VMX_BF_ENTRY_CTLS_IA32E_MODE_GUEST_SHIFT)
1525	\| (pGuestFeatures->fVmxEntryLoadEferMsr << VMX_BF_ENTRY_CTLS_LOAD_EFER_MSR_SHIFT )
1526	\| (pGuestFeatures->fVmxEntryLoadPatMsr << VMX_BF_ENTRY_CTLS_LOAD_PAT_MSR_SHIFT );
1527	uint32_t const fAllowed0 = VMX_ENTRY_CTLS_DEFAULT1;
1528	uint32_t const fAllowed1 = fFeatures \| VMX_ENTRY_CTLS_DEFAULT1;
1529	AssertMsg((fAllowed0 & fAllowed1) == fAllowed0, ("fAllowed0=%#RX32 fAllowed0=%#RX32 fFeatures=%#RX32\n", fAllowed0,
1530	fAllowed1, fFeatures));
1531	pGuestVmxMsrs->EntryCtls.u = RT_MAKE_U64(fAllowed0, fAllowed1);
1532
1533	/* True VM-entry controls. */
1534	if (fTrueVmxMsrs)
1535	{
1536	/* VMX_ENTRY_CTLS_DEFAULT1 contains MB1 reserved bits but the following are not really reserved */
1537	uint32_t const fTrueAllowed0 = VMX_ENTRY_CTLS_DEFAULT1 & ~( VMX_BF_ENTRY_CTLS_LOAD_DEBUG_MASK
1538	\| VMX_BF_ENTRY_CTLS_IA32E_MODE_GUEST_MASK
1539	\| VMX_BF_ENTRY_CTLS_ENTRY_SMM_MASK
1540	\| VMX_BF_ENTRY_CTLS_DEACTIVATE_DUAL_MON_MASK);
1541	uint32_t const fTrueAllowed1 = fFeatures \| fTrueAllowed0;
1542	pGuestVmxMsrs->TrueEntryCtls.u = RT_MAKE_U64(fTrueAllowed0, fTrueAllowed1);
1543	}
1544	}
1545
1546	/* Miscellaneous data. */
1547	{
1548	uint64_t const uHostMsr = fIsNstGstHwExecAllowed ? pHostVmxMsrs->u64Misc : 0;
1549
1550	uint8_t const cMaxMsrs = RT_MIN(RT_BF_GET(uHostMsr, VMX_BF_MISC_MAX_MSRS), VMX_V_AUTOMSR_COUNT_MAX);
1551	uint8_t const fActivityState = RT_BF_GET(uHostMsr, VMX_BF_MISC_ACTIVITY_STATES) & VMX_V_GUEST_ACTIVITY_STATE_MASK;
1552	pGuestVmxMsrs->u64Misc = RT_BF_MAKE(VMX_BF_MISC_PREEMPT_TIMER_TSC, VMX_V_PREEMPT_TIMER_SHIFT )
1553	\| RT_BF_MAKE(VMX_BF_MISC_EXIT_SAVE_EFER_LMA, pGuestFeatures->fVmxExitSaveEferLma )
1554	\| RT_BF_MAKE(VMX_BF_MISC_ACTIVITY_STATES, fActivityState )
1555	\| RT_BF_MAKE(VMX_BF_MISC_INTEL_PT, pGuestFeatures->fVmxPt )
1556	\| RT_BF_MAKE(VMX_BF_MISC_SMM_READ_SMBASE_MSR, 0 )
1557	\| RT_BF_MAKE(VMX_BF_MISC_CR3_TARGET, VMX_V_CR3_TARGET_COUNT )
1558	\| RT_BF_MAKE(VMX_BF_MISC_MAX_MSRS, cMaxMsrs )
1559	\| RT_BF_MAKE(VMX_BF_MISC_VMXOFF_BLOCK_SMI, 0 )
1560	\| RT_BF_MAKE(VMX_BF_MISC_VMWRITE_ALL, pGuestFeatures->fVmxVmwriteAll )
1561	\| RT_BF_MAKE(VMX_BF_MISC_ENTRY_INJECT_SOFT_INT, pGuestFeatures->fVmxEntryInjectSoftInt)
1562	\| RT_BF_MAKE(VMX_BF_MISC_MSEG_ID, VMX_V_MSEG_REV_ID );
1563	}
1564
1565	/* CR0 Fixed-0 (we report this fixed value regardless of whether UX is supported as it does on real hardware). */
1566	pGuestVmxMsrs->u64Cr0Fixed0 = VMX_V_CR0_FIXED0;
1567
1568	/* CR0 Fixed-1. */
1569	{
1570	/*
1571	* All CPUs I've looked at so far report CR0 fixed-1 bits as 0xffffffff.
1572	* This is different from CR4 fixed-1 bits which are reported as per the
1573	* CPU features and/or micro-architecture/generation. Why? Ask Intel.
1574	*/
1575	pGuestVmxMsrs->u64Cr0Fixed1 = fIsNstGstHwExecAllowed ? pHostVmxMsrs->u64Cr0Fixed1 : VMX_V_CR0_FIXED1;
1576
1577	/* Make sure the CR0 MB1 bits are not clear. */
1578	Assert((pGuestVmxMsrs->u64Cr0Fixed1 & pGuestVmxMsrs->u64Cr0Fixed0) == pGuestVmxMsrs->u64Cr0Fixed0);
1579	}
1580
1581	/* CR4 Fixed-0. */
1582	pGuestVmxMsrs->u64Cr4Fixed0 = VMX_V_CR4_FIXED0;
1583
1584	/* CR4 Fixed-1. */
1585	{
1586	pGuestVmxMsrs->u64Cr4Fixed1 = CPUMGetGuestCR4ValidMask(pVM) & pHostVmxMsrs->u64Cr4Fixed1;
1587
1588	/* Make sure the CR4 MB1 bits are not clear. */
1589	Assert((pGuestVmxMsrs->u64Cr4Fixed1 & pGuestVmxMsrs->u64Cr4Fixed0) == pGuestVmxMsrs->u64Cr4Fixed0);
1590
1591	/* Make sure bits that must always be set are set. */
1592	Assert(pGuestVmxMsrs->u64Cr4Fixed1 & X86_CR4_PAE);
1593	Assert(pGuestVmxMsrs->u64Cr4Fixed1 & X86_CR4_VMXE);
1594	}
1595
1596	/* VMCS Enumeration. */
1597	pGuestVmxMsrs->u64VmcsEnum = VMX_V_VMCS_MAX_INDEX << VMX_BF_VMCS_ENUM_HIGHEST_IDX_SHIFT;
1598
1599	/* VPID and EPT Capabilities. */
1600	if (pGuestFeatures->fVmxEpt)
1601	{
1602	/*
1603	* INVVPID instruction always causes a VM-exit unconditionally, so we are free to fake
1604	* and emulate any INVVPID flush type. However, it only makes sense to expose the types
1605	* when INVVPID instruction is supported just to be more compatible with guest
1606	* hypervisors that may make assumptions by only looking at this MSR even though they
1607	* are technically supposed to refer to VMX_PROC_CTLS2_VPID first.
1608	*
1609	* See Intel spec. 25.1.2 "Instructions That Cause VM Exits Unconditionally".
1610	* See Intel spec. 30.3 "VMX Instructions".
1611	*/
1612	uint64_t const uHostMsr = fIsNstGstHwExecAllowed ? pHostVmxMsrs->u64EptVpidCaps : UINT64_MAX;
1613	uint8_t const fVpid = pGuestFeatures->fVmxVpid;
1614
1615	uint8_t const fExecOnly = RT_BF_GET(uHostMsr, VMX_BF_EPT_VPID_CAP_EXEC_ONLY);
1616	uint8_t const fPml4 = RT_BF_GET(uHostMsr, VMX_BF_EPT_VPID_CAP_PAGE_WALK_LENGTH_4);
1617	uint8_t const fMemTypeUc = RT_BF_GET(uHostMsr, VMX_BF_EPT_VPID_CAP_MEMTYPE_UC);
1618	uint8_t const fMemTypeWb = RT_BF_GET(uHostMsr, VMX_BF_EPT_VPID_CAP_MEMTYPE_WB);
1619	uint8_t const f2MPage = RT_BF_GET(uHostMsr, VMX_BF_EPT_VPID_CAP_PDE_2M);
1620	uint8_t const fInvept = RT_BF_GET(uHostMsr, VMX_BF_EPT_VPID_CAP_INVEPT);
1621	/** @todo Nested VMX: Support accessed/dirty bits, see @bugref{10092#c25}. */
1622	/* uint8_t const fAccessDirty = RT_BF_GET(uHostMsr, VMX_BF_EPT_VPID_CAP_ACCESS_DIRTY); */
1623	uint8_t const fEptSingle = RT_BF_GET(uHostMsr, VMX_BF_EPT_VPID_CAP_INVEPT_SINGLE_CTX);
1624	uint8_t const fEptAll = RT_BF_GET(uHostMsr, VMX_BF_EPT_VPID_CAP_INVEPT_ALL_CTX);
1625	uint8_t const fVpidIndiv = RT_BF_GET(uHostMsr, VMX_BF_EPT_VPID_CAP_INVVPID_INDIV_ADDR);
1626	uint8_t const fVpidSingle = RT_BF_GET(uHostMsr, VMX_BF_EPT_VPID_CAP_INVVPID_SINGLE_CTX);
1627	uint8_t const fVpidAll = RT_BF_GET(uHostMsr, VMX_BF_EPT_VPID_CAP_INVVPID_ALL_CTX);
1628	uint8_t const fVpidSingleGlobal = RT_BF_GET(uHostMsr, VMX_BF_EPT_VPID_CAP_INVVPID_SINGLE_CTX_RETAIN_GLOBALS);
1629	pGuestVmxMsrs->u64EptVpidCaps = RT_BF_MAKE(VMX_BF_EPT_VPID_CAP_EXEC_ONLY, fExecOnly)
1630	\| RT_BF_MAKE(VMX_BF_EPT_VPID_CAP_PAGE_WALK_LENGTH_4, fPml4)
1631	\| RT_BF_MAKE(VMX_BF_EPT_VPID_CAP_MEMTYPE_UC, fMemTypeUc)
1632	\| RT_BF_MAKE(VMX_BF_EPT_VPID_CAP_MEMTYPE_WB, fMemTypeWb)
1633	\| RT_BF_MAKE(VMX_BF_EPT_VPID_CAP_PDE_2M, f2MPage)
1634	//\| RT_BF_MAKE(VMX_BF_EPT_VPID_CAP_PDPTE_1G, 0)
1635	\| RT_BF_MAKE(VMX_BF_EPT_VPID_CAP_INVEPT, fInvept)
1636	//\| RT_BF_MAKE(VMX_BF_EPT_VPID_CAP_ACCESS_DIRTY, 0)
1637	//\| RT_BF_MAKE(VMX_BF_EPT_VPID_CAP_ADVEXITINFO_EPT_VIOLATION, 0)
1638	//\| RT_BF_MAKE(VMX_BF_EPT_VPID_CAP_SUPER_SHW_STACK, 0)
1639	\| RT_BF_MAKE(VMX_BF_EPT_VPID_CAP_INVEPT_SINGLE_CTX, fEptSingle)
1640	\| RT_BF_MAKE(VMX_BF_EPT_VPID_CAP_INVEPT_ALL_CTX, fEptAll)
1641	\| RT_BF_MAKE(VMX_BF_EPT_VPID_CAP_INVVPID, fVpid)
1642	\| RT_BF_MAKE(VMX_BF_EPT_VPID_CAP_INVVPID_INDIV_ADDR, fVpid & fVpidIndiv)
1643	\| RT_BF_MAKE(VMX_BF_EPT_VPID_CAP_INVVPID_SINGLE_CTX, fVpid & fVpidSingle)
1644	\| RT_BF_MAKE(VMX_BF_EPT_VPID_CAP_INVVPID_ALL_CTX, fVpid & fVpidAll)
1645	\| RT_BF_MAKE(VMX_BF_EPT_VPID_CAP_INVVPID_SINGLE_CTX_RETAIN_GLOBALS, fVpid & fVpidSingleGlobal);
1646	}
1647
1648	/* VM Functions. */
1649	if (pGuestFeatures->fVmxVmFunc)
1650	pGuestVmxMsrs->u64VmFunc = RT_BF_MAKE(VMX_BF_VMFUNC_EPTP_SWITCHING, 1);
1651	}
1652
1653
1654	/**
1655	* Checks whether the given guest CPU VMX features are compatible with the provided
1656	* base features.
1657	*
1658	* @returns @c true if compatible, @c false otherwise.
1659	* @param pVM The cross context VM structure.
1660	* @param pBase The base VMX CPU features.
1661	* @param pGst The guest VMX CPU features.
1662	*
1663	* @remarks Only VMX feature bits are examined.
1664	*/
1665	static bool cpumR3AreVmxCpuFeaturesCompatible(PVM pVM, PCCPUMFEATURES pBase, PCCPUMFEATURES pGst)
1666	{
1667	if (!cpumR3IsHwAssistNstGstExecAllowed(pVM))
1668	return false;
1669
1670	#define CPUM_VMX_FEAT_SHIFT(a_pFeat, a_FeatName, a_cShift) ((uint64_t)(a_pFeat->a_FeatName) << (a_cShift))
1671	#define CPUM_VMX_MAKE_FEATURES_1(a_pFeat) ( CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxInsOutInfo , 0) \
1672	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxExtIntExit , 1) \
1673	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxNmiExit , 2) \
1674	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxVirtNmi , 3) \
1675	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxPreemptTimer , 4) \
1676	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxPostedInt , 5) \
1677	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxIntWindowExit , 6) \
1678	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxTscOffsetting , 7) \
1679	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxHltExit , 8) \
1680	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxInvlpgExit , 9) \
1681	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxMwaitExit , 10) \
1682	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxRdpmcExit , 12) \
1683	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxRdtscExit , 13) \
1684	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxCr3LoadExit , 14) \
1685	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxCr3StoreExit , 15) \
1686	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxTertiaryExecCtls , 16) \
1687	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxCr8LoadExit , 17) \
1688	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxCr8StoreExit , 18) \
1689	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxUseTprShadow , 19) \
1690	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxNmiWindowExit , 20) \
1691	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxMovDRxExit , 21) \
1692	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxUncondIoExit , 22) \
1693	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxUseIoBitmaps , 23) \
1694	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxMonitorTrapFlag , 24) \
1695	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxUseMsrBitmaps , 25) \
1696	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxMonitorExit , 26) \
1697	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxPauseExit , 27) \
1698	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxSecondaryExecCtls , 28) \
1699	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxVirtApicAccess , 29) \
1700	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxEpt , 30) \
1701	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxDescTableExit , 31) \
1702	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxRdtscp , 32) \
1703	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxVirtX2ApicMode , 33) \
1704	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxVpid , 34) \
1705	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxWbinvdExit , 35) \
1706	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxUnrestrictedGuest , 36) \
1707	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxApicRegVirt , 37) \
1708	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxVirtIntDelivery , 38) \
1709	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxPauseLoopExit , 39) \
1710	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxRdrandExit , 40) \
1711	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxInvpcid , 41) \
1712	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxVmFunc , 42) \
1713	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxVmcsShadowing , 43) \
1714	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxRdseedExit , 44) \
1715	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxPml , 45) \
1716	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxEptXcptVe , 46) \
1717	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxConcealVmxFromPt , 47) \
1718	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxXsavesXrstors , 48) \
1719	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxPasidTranslate , 49) \
1720	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxModeBasedExecuteEpt, 50) \
1721	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxSppEpt , 51) \
1722	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxPtEpt , 52) \
1723	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxUseTscScaling , 53) \
1724	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxUserWaitPause , 54) \
1725	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxPconfig , 55) \
1726	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxEnclvExit , 56) \
1727	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxBusLockDetect , 57) \
1728	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxInstrTimeout , 58) \
1729	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxLoadIwKeyExit , 59) \
1730	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxHlat , 60) \
1731	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxEptPagingWrite , 61) \
1732	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxGstPagingVerify , 62) \
1733	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxIpiVirt , 63))
1734
1735	#define CPUM_VMX_MAKE_FEATURES_2(a_pFeat) ( CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxVirtSpecCtrl , 0) \
1736	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxEntryLoadDebugCtls , 1) \
1737	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxIa32eModeGuest , 2) \
1738	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxEntryLoadEferMsr , 3) \
1739	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxEntryLoadPatMsr , 4) \
1740	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxExitSaveDebugCtls , 5) \
1741	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxHostAddrSpaceSize , 6) \
1742	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxExitAckExtInt , 7) \
1743	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxExitSavePatMsr , 8) \
1744	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxExitLoadPatMsr , 9) \
1745	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxExitSaveEferMsr , 10) \
1746	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxExitLoadEferMsr , 12) \
1747	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxSavePreemptTimer , 13) \
1748	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxSecondaryExitCtls , 14) \
1749	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxExitSaveEferLma , 15) \
1750	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxPt , 16) \
1751	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxVmwriteAll , 17) \
1752	\| CPUM_VMX_FEAT_SHIFT(a_pFeat, fVmxEntryInjectSoftInt , 18))
1753
1754	/* Check first set of feature bits. */
1755	{
1756	uint64_t const fBase = CPUM_VMX_MAKE_FEATURES_1(pBase);
1757	uint64_t const fGst = CPUM_VMX_MAKE_FEATURES_1(pGst);
1758	if ((fBase \| fGst) != fBase)
1759	{
1760	uint64_t const fDiff = fBase ^ fGst;
1761	LogRel(("CPUM: VMX features (1) now exposed to the guest are incompatible with those from the saved state. fBase=%#RX64 fGst=%#RX64 fDiff=%#RX64\n",
1762	fBase, fGst, fDiff));
1763	return false;
1764	}
1765	}
1766
1767	/* Check second set of feature bits. */
1768	{
1769	uint64_t const fBase = CPUM_VMX_MAKE_FEATURES_2(pBase);
1770	uint64_t const fGst = CPUM_VMX_MAKE_FEATURES_2(pGst);
1771	if ((fBase \| fGst) != fBase)
1772	{
1773	uint64_t const fDiff = fBase ^ fGst;
1774	LogRel(("CPUM: VMX features (2) now exposed to the guest are incompatible with those from the saved state. fBase=%#RX64 fGst=%#RX64 fDiff=%#RX64\n",
1775	fBase, fGst, fDiff));
1776	return false;
1777	}
1778	}
1779	#undef CPUM_VMX_FEAT_SHIFT
1780	#undef CPUM_VMX_MAKE_FEATURES_1
1781	#undef CPUM_VMX_MAKE_FEATURES_2
1782
1783	return true;
1784	}
1785
1786
1787	/**
1788	* Initializes VMX guest features and MSRs.
1789	*
1790	* @param pVM The cross context VM structure.
1791	* @param pCpumCfg The CPUM CFGM configuration node.
1792	* @param pHostVmxMsrs The host VMX MSRs. Pass NULL when fully emulating VMX
1793	* and no hardware-assisted nested-guest execution is
1794	* possible for this VM.
1795	* @param pGuestVmxMsrs Where to store the initialized guest VMX MSRs.
1796	*/
1797	void cpumR3InitVmxGuestFeaturesAndMsrs(PVM pVM, PCFGMNODE pCpumCfg, PCVMXMSRS pHostVmxMsrs, PVMXMSRS pGuestVmxMsrs)
1798	{
1799	Assert(pVM);
1800	Assert(pCpumCfg);
1801	Assert(pGuestVmxMsrs);
1802
1803	/*
1804	* Query VMX features from CFGM.
1805	*/
1806	bool fVmxPreemptTimer;
1807	bool fVmxEpt;
1808	bool fVmxUnrestrictedGuest;
1809	{
1810	/** @cfgm{/CPUM/NestedVmxPreemptTimer, bool, true}
1811	* Whether to expose the VMX-preemption timer feature to the guest (if also
1812	* supported by the host hardware). When disabled will prevent exposing the
1813	* VMX-preemption timer feature to the guest even if the host supports it.
1814	*
1815	* @todo Currently disabled, see @bugref{9180#c108}.
1816	*/
1817	int rc = CFGMR3QueryBoolDef(pCpumCfg, "NestedVmxPreemptTimer", &fVmxPreemptTimer, false);
1818	AssertLogRelRCReturnVoid(rc);
1819
1820	#ifdef VBOX_WITH_NESTED_HWVIRT_VMX_EPT
1821	/** @cfgm{/CPUM/NestedVmxEpt, bool, true}
1822	* Whether to expose the EPT feature to the guest. The default is true.
1823	* When disabled will automatically prevent exposing features that rely
1824	* on it. This is dependent upon nested paging being enabled for the VM.
1825	*/
1826	rc = CFGMR3QueryBoolDef(pCpumCfg, "NestedVmxEpt", &fVmxEpt, true);
1827	AssertLogRelRCReturnVoid(rc);
1828
1829	/** @cfgm{/CPUM/NestedVmxUnrestrictedGuest, bool, true}
1830	* Whether to expose the Unrestricted Guest feature to the guest. The
1831	* default is the same a /CPUM/Nested/VmxEpt. When disabled will
1832	* automatically prevent exposing features that rely on it.
1833	*/
1834	rc = CFGMR3QueryBoolDef(pCpumCfg, "NestedVmxUnrestrictedGuest", &fVmxUnrestrictedGuest, fVmxEpt);
1835	AssertLogRelRCReturnVoid(rc);
1836	#else
1837	fVmxEpt = fVmxUnrestrictedGuest = false;
1838	#endif
1839	}
1840
1841	if (fVmxEpt)
1842	{
1843	const char *pszWhy = NULL;
1844	if (!VM_IS_HM_ENABLED(pVM) && !VM_IS_EXEC_ENGINE_IEM(pVM))
1845	pszWhy = "execution engine is neither HM nor IEM";
1846	else if (VM_IS_HM_ENABLED(pVM) && !HMIsNestedPagingActive(pVM))
1847	pszWhy = "nested paging is not enabled for the VM or it is not supported by the host";
1848	else if (VM_IS_HM_ENABLED(pVM) && !pVM->cpum.s.HostFeatures.fNoExecute)
1849	pszWhy = "NX is not available on the host";
1850	if (pszWhy)
1851	{
1852	LogRel(("CPUM: Warning! EPT not exposed to the guest because %s\n", pszWhy));
1853	fVmxEpt = false;
1854	}
1855	}
1856	else if (fVmxUnrestrictedGuest)
1857	{
1858	LogRel(("CPUM: Warning! Can't expose \"Unrestricted Guest\" to the guest when EPT is not exposed!\n"));
1859	fVmxUnrestrictedGuest = false;
1860	}
1861
1862	/*
1863	* Initialize the set of VMX features we emulate.
1864	*
1865	* Note! Some bits might be reported as 1 always if they fall under the
1866	* default1 class bits (e.g. fVmxEntryLoadDebugCtls), see @bugref{9180#c5}.
1867	*/
1868	CPUMFEATURES EmuFeat;
1869	RT_ZERO(EmuFeat);
1870	EmuFeat.fVmx = 1;
1871	EmuFeat.fVmxInsOutInfo = 1;
1872	EmuFeat.fVmxExtIntExit = 1;
1873	EmuFeat.fVmxNmiExit = 1;
1874	EmuFeat.fVmxVirtNmi = 1;
1875	EmuFeat.fVmxPreemptTimer = fVmxPreemptTimer;
1876	EmuFeat.fVmxPostedInt = 0;
1877	EmuFeat.fVmxIntWindowExit = 1;
1878	EmuFeat.fVmxTscOffsetting = 1;
1879	EmuFeat.fVmxHltExit = 1;
1880	EmuFeat.fVmxInvlpgExit = 1;
1881	EmuFeat.fVmxMwaitExit = 1;
1882	EmuFeat.fVmxRdpmcExit = 1;
1883	EmuFeat.fVmxRdtscExit = 1;
1884	EmuFeat.fVmxCr3LoadExit = 1;
1885	EmuFeat.fVmxCr3StoreExit = 1;
1886	EmuFeat.fVmxTertiaryExecCtls = 0;
1887	EmuFeat.fVmxCr8LoadExit = 1;
1888	EmuFeat.fVmxCr8StoreExit = 1;
1889	EmuFeat.fVmxUseTprShadow = 1;
1890	EmuFeat.fVmxNmiWindowExit = 1;
1891	EmuFeat.fVmxMovDRxExit = 1;
1892	EmuFeat.fVmxUncondIoExit = 1;
1893	EmuFeat.fVmxUseIoBitmaps = 1;
1894	EmuFeat.fVmxMonitorTrapFlag = 0;
1895	EmuFeat.fVmxUseMsrBitmaps = 1;
1896	EmuFeat.fVmxMonitorExit = 1;
1897	EmuFeat.fVmxPauseExit = 1;
1898	EmuFeat.fVmxSecondaryExecCtls = 1;
1899	EmuFeat.fVmxVirtApicAccess = 1;
1900	EmuFeat.fVmxEpt = fVmxEpt;
1901	EmuFeat.fVmxDescTableExit = 1;
1902	EmuFeat.fVmxRdtscp = 1;
1903	EmuFeat.fVmxVirtX2ApicMode = 0;
1904	EmuFeat.fVmxVpid = 1;
1905	EmuFeat.fVmxWbinvdExit = 1;
1906	EmuFeat.fVmxUnrestrictedGuest = fVmxUnrestrictedGuest;
1907	EmuFeat.fVmxApicRegVirt = 0;
1908	EmuFeat.fVmxVirtIntDelivery = 0;
1909	EmuFeat.fVmxPauseLoopExit = 1;
1910	EmuFeat.fVmxRdrandExit = 1;
1911	EmuFeat.fVmxInvpcid = 1;
1912	EmuFeat.fVmxVmFunc = 0;
1913	EmuFeat.fVmxVmcsShadowing = 0;
1914	EmuFeat.fVmxRdseedExit = 1;
1915	EmuFeat.fVmxPml = 0;
1916	EmuFeat.fVmxEptXcptVe = 0;
1917	EmuFeat.fVmxConcealVmxFromPt = 0;
1918	EmuFeat.fVmxXsavesXrstors = 0;
1919	EmuFeat.fVmxPasidTranslate = 0;
1920	EmuFeat.fVmxModeBasedExecuteEpt = 0;
1921	EmuFeat.fVmxSppEpt = 0;
1922	EmuFeat.fVmxPtEpt = 0;
1923	EmuFeat.fVmxUseTscScaling = 0;
1924	EmuFeat.fVmxUserWaitPause = 0;
1925	EmuFeat.fVmxPconfig = 0;
1926	EmuFeat.fVmxEnclvExit = 0;
1927	EmuFeat.fVmxBusLockDetect = 0;
1928	EmuFeat.fVmxInstrTimeout = 0;
1929	EmuFeat.fVmxLoadIwKeyExit = 0;
1930	EmuFeat.fVmxHlat = 0;
1931	EmuFeat.fVmxEptPagingWrite = 0;
1932	EmuFeat.fVmxGstPagingVerify = 0;
1933	EmuFeat.fVmxIpiVirt = 0;
1934	EmuFeat.fVmxVirtSpecCtrl = 0;
1935	EmuFeat.fVmxEntryLoadDebugCtls = 1;
1936	EmuFeat.fVmxIa32eModeGuest = 1;
1937	EmuFeat.fVmxEntryLoadEferMsr = 1;
1938	EmuFeat.fVmxEntryLoadPatMsr = 1;
1939	EmuFeat.fVmxExitSaveDebugCtls = 1;
1940	EmuFeat.fVmxHostAddrSpaceSize = 1;
1941	EmuFeat.fVmxExitAckExtInt = 1;
1942	EmuFeat.fVmxExitSavePatMsr = 1;
1943	EmuFeat.fVmxExitLoadPatMsr = 1;
1944	EmuFeat.fVmxExitSaveEferMsr = 1;
1945	EmuFeat.fVmxExitLoadEferMsr = 1;
1946	EmuFeat.fVmxSavePreemptTimer = 0 & fVmxPreemptTimer; /* Cannot be enabled if VMX-preemption timer is disabled. */
1947	EmuFeat.fVmxSecondaryExitCtls = 0;
1948	EmuFeat.fVmxExitSaveEferLma = 1 \| fVmxUnrestrictedGuest; /* Cannot be disabled if unrestricted guest is enabled. */
1949	EmuFeat.fVmxPt = 0;
1950	EmuFeat.fVmxVmwriteAll = 0; /** @todo NSTVMX: enable this when nested VMCS shadowing is enabled. */
1951	EmuFeat.fVmxEntryInjectSoftInt = 1;
1952
1953	/*
1954	* Merge guest features.
1955	*
1956	* When hardware-assisted VMX may be used, any feature we emulate must also be supported
1957	* by the hardware, hence we merge our emulated features with the host features below.
1958	*/
1959	PCCPUMFEATURES pBaseFeat = cpumR3IsHwAssistNstGstExecAllowed(pVM) ? &pVM->cpum.s.HostFeatures : &EmuFeat;
1960	PCPUMFEATURES pGuestFeat = &pVM->cpum.s.GuestFeatures;
1961	Assert(pBaseFeat->fVmx);
1962	#define CPUMVMX_SET_GST_FEAT(a_Feat) \
1963	do { \
1964	pGuestFeat->a_Feat = (pBaseFeat->a_Feat & EmuFeat.a_Feat); \
1965	} while (0)
1966
1967	CPUMVMX_SET_GST_FEAT(fVmxInsOutInfo);
1968	CPUMVMX_SET_GST_FEAT(fVmxExtIntExit);
1969	CPUMVMX_SET_GST_FEAT(fVmxNmiExit);
1970	CPUMVMX_SET_GST_FEAT(fVmxVirtNmi);
1971	CPUMVMX_SET_GST_FEAT(fVmxPreemptTimer);
1972	CPUMVMX_SET_GST_FEAT(fVmxPostedInt);
1973	CPUMVMX_SET_GST_FEAT(fVmxIntWindowExit);
1974	CPUMVMX_SET_GST_FEAT(fVmxTscOffsetting);
1975	CPUMVMX_SET_GST_FEAT(fVmxHltExit);
1976	CPUMVMX_SET_GST_FEAT(fVmxInvlpgExit);
1977	CPUMVMX_SET_GST_FEAT(fVmxMwaitExit);
1978	CPUMVMX_SET_GST_FEAT(fVmxRdpmcExit);
1979	CPUMVMX_SET_GST_FEAT(fVmxRdtscExit);
1980	CPUMVMX_SET_GST_FEAT(fVmxCr3LoadExit);
1981	CPUMVMX_SET_GST_FEAT(fVmxCr3StoreExit);
1982	CPUMVMX_SET_GST_FEAT(fVmxTertiaryExecCtls);
1983	CPUMVMX_SET_GST_FEAT(fVmxCr8LoadExit);
1984	CPUMVMX_SET_GST_FEAT(fVmxCr8StoreExit);
1985	CPUMVMX_SET_GST_FEAT(fVmxUseTprShadow);
1986	CPUMVMX_SET_GST_FEAT(fVmxNmiWindowExit);
1987	CPUMVMX_SET_GST_FEAT(fVmxMovDRxExit);
1988	CPUMVMX_SET_GST_FEAT(fVmxUncondIoExit);
1989	CPUMVMX_SET_GST_FEAT(fVmxUseIoBitmaps);
1990	CPUMVMX_SET_GST_FEAT(fVmxMonitorTrapFlag);
1991	CPUMVMX_SET_GST_FEAT(fVmxUseMsrBitmaps);
1992	CPUMVMX_SET_GST_FEAT(fVmxMonitorExit);
1993	CPUMVMX_SET_GST_FEAT(fVmxPauseExit);
1994	CPUMVMX_SET_GST_FEAT(fVmxSecondaryExecCtls);
1995	CPUMVMX_SET_GST_FEAT(fVmxVirtApicAccess);
1996	CPUMVMX_SET_GST_FEAT(fVmxEpt);
1997	CPUMVMX_SET_GST_FEAT(fVmxDescTableExit);
1998	CPUMVMX_SET_GST_FEAT(fVmxRdtscp);
1999	CPUMVMX_SET_GST_FEAT(fVmxVirtX2ApicMode);
2000	CPUMVMX_SET_GST_FEAT(fVmxVpid);
2001	CPUMVMX_SET_GST_FEAT(fVmxWbinvdExit);
2002	CPUMVMX_SET_GST_FEAT(fVmxUnrestrictedGuest);
2003	CPUMVMX_SET_GST_FEAT(fVmxApicRegVirt);
2004	CPUMVMX_SET_GST_FEAT(fVmxVirtIntDelivery);
2005	CPUMVMX_SET_GST_FEAT(fVmxPauseLoopExit);
2006	CPUMVMX_SET_GST_FEAT(fVmxRdrandExit);
2007	CPUMVMX_SET_GST_FEAT(fVmxInvpcid);
2008	CPUMVMX_SET_GST_FEAT(fVmxVmFunc);
2009	CPUMVMX_SET_GST_FEAT(fVmxVmcsShadowing);
2010	CPUMVMX_SET_GST_FEAT(fVmxRdseedExit);
2011	CPUMVMX_SET_GST_FEAT(fVmxPml);
2012	CPUMVMX_SET_GST_FEAT(fVmxEptXcptVe);
2013	CPUMVMX_SET_GST_FEAT(fVmxConcealVmxFromPt);
2014	CPUMVMX_SET_GST_FEAT(fVmxXsavesXrstors);
2015	CPUMVMX_SET_GST_FEAT(fVmxPasidTranslate);
2016	CPUMVMX_SET_GST_FEAT(fVmxModeBasedExecuteEpt);
2017	CPUMVMX_SET_GST_FEAT(fVmxSppEpt);
2018	CPUMVMX_SET_GST_FEAT(fVmxPtEpt);
2019	CPUMVMX_SET_GST_FEAT(fVmxUseTscScaling);
2020	CPUMVMX_SET_GST_FEAT(fVmxUserWaitPause);
2021	CPUMVMX_SET_GST_FEAT(fVmxPconfig);
2022	CPUMVMX_SET_GST_FEAT(fVmxEnclvExit);
2023	CPUMVMX_SET_GST_FEAT(fVmxBusLockDetect);
2024	CPUMVMX_SET_GST_FEAT(fVmxInstrTimeout);
2025	CPUMVMX_SET_GST_FEAT(fVmxLoadIwKeyExit);
2026	CPUMVMX_SET_GST_FEAT(fVmxHlat);
2027	CPUMVMX_SET_GST_FEAT(fVmxEptPagingWrite);
2028	CPUMVMX_SET_GST_FEAT(fVmxGstPagingVerify);
2029	CPUMVMX_SET_GST_FEAT(fVmxIpiVirt);
2030	CPUMVMX_SET_GST_FEAT(fVmxVirtSpecCtrl);
2031	CPUMVMX_SET_GST_FEAT(fVmxEntryLoadDebugCtls);
2032	CPUMVMX_SET_GST_FEAT(fVmxIa32eModeGuest);
2033	CPUMVMX_SET_GST_FEAT(fVmxEntryLoadEferMsr);
2034	CPUMVMX_SET_GST_FEAT(fVmxEntryLoadPatMsr);
2035	CPUMVMX_SET_GST_FEAT(fVmxExitSaveDebugCtls);
2036	CPUMVMX_SET_GST_FEAT(fVmxHostAddrSpaceSize);
2037	CPUMVMX_SET_GST_FEAT(fVmxExitAckExtInt);
2038	CPUMVMX_SET_GST_FEAT(fVmxExitSavePatMsr);
2039	CPUMVMX_SET_GST_FEAT(fVmxExitLoadPatMsr);
2040	CPUMVMX_SET_GST_FEAT(fVmxExitSaveEferMsr);
2041	CPUMVMX_SET_GST_FEAT(fVmxExitLoadEferMsr);
2042	CPUMVMX_SET_GST_FEAT(fVmxSavePreemptTimer);
2043	CPUMVMX_SET_GST_FEAT(fVmxSecondaryExitCtls);
2044	CPUMVMX_SET_GST_FEAT(fVmxExitSaveEferLma);
2045	CPUMVMX_SET_GST_FEAT(fVmxPt);
2046	CPUMVMX_SET_GST_FEAT(fVmxVmwriteAll);
2047	CPUMVMX_SET_GST_FEAT(fVmxEntryInjectSoftInt);
2048
2049	#undef CPUMVMX_SET_GST_FEAT
2050
2051	#if defined(RT_ARCH_AMD64) \|\| defined(RT_ARCH_X86)
2052	/* Don't expose VMX preemption timer if host is subject to VMX-preemption timer erratum. */
2053	if ( pGuestFeat->fVmxPreemptTimer
2054	&& HMIsSubjectToVmxPreemptTimerErratum())
2055	{
2056	LogRel(("CPUM: Warning! VMX-preemption timer not exposed to guest due to host CPU erratum\n"));
2057	pGuestFeat->fVmxPreemptTimer = 0;
2058	pGuestFeat->fVmxSavePreemptTimer = 0;
2059	}
2060	#endif
2061
2062	/* Sanity checking. */
2063	if (!pGuestFeat->fVmxSecondaryExecCtls)
2064	{
2065	Assert(!pGuestFeat->fVmxVirtApicAccess);
2066	Assert(!pGuestFeat->fVmxEpt);
2067	Assert(!pGuestFeat->fVmxDescTableExit);
2068	Assert(!pGuestFeat->fVmxRdtscp);
2069	Assert(!pGuestFeat->fVmxVirtX2ApicMode);
2070	Assert(!pGuestFeat->fVmxVpid);
2071	Assert(!pGuestFeat->fVmxWbinvdExit);
2072	Assert(!pGuestFeat->fVmxUnrestrictedGuest);
2073	Assert(!pGuestFeat->fVmxApicRegVirt);
2074	Assert(!pGuestFeat->fVmxVirtIntDelivery);
2075	Assert(!pGuestFeat->fVmxPauseLoopExit);
2076	Assert(!pGuestFeat->fVmxRdrandExit);
2077	Assert(!pGuestFeat->fVmxInvpcid);
2078	Assert(!pGuestFeat->fVmxVmFunc);
2079	Assert(!pGuestFeat->fVmxVmcsShadowing);
2080	Assert(!pGuestFeat->fVmxRdseedExit);
2081	Assert(!pGuestFeat->fVmxPml);
2082	Assert(!pGuestFeat->fVmxEptXcptVe);
2083	Assert(!pGuestFeat->fVmxConcealVmxFromPt);
2084	Assert(!pGuestFeat->fVmxXsavesXrstors);
2085	Assert(!pGuestFeat->fVmxModeBasedExecuteEpt);
2086	Assert(!pGuestFeat->fVmxSppEpt);
2087	Assert(!pGuestFeat->fVmxPtEpt);
2088	Assert(!pGuestFeat->fVmxUseTscScaling);
2089	Assert(!pGuestFeat->fVmxUserWaitPause);
2090	Assert(!pGuestFeat->fVmxEnclvExit);
2091	}
2092	else if (pGuestFeat->fVmxUnrestrictedGuest)
2093	{
2094	/* See footnote in Intel spec. 27.2 "Recording VM-Exit Information And Updating VM-entry Control Fields". */
2095	Assert(pGuestFeat->fVmxExitSaveEferLma);
2096	/* Unrestricted guest execution requires EPT. See Intel spec. 25.2.1.1 "VM-Execution Control Fields". */
2097	Assert(pGuestFeat->fVmxEpt);
2098	}
2099
2100	if (!pGuestFeat->fVmxTertiaryExecCtls)
2101	{
2102	Assert(!pGuestFeat->fVmxLoadIwKeyExit);
2103	Assert(!pGuestFeat->fVmxHlat);
2104	Assert(!pGuestFeat->fVmxEptPagingWrite);
2105	Assert(!pGuestFeat->fVmxGstPagingVerify);
2106	Assert(!pGuestFeat->fVmxIpiVirt);
2107	Assert(!pGuestFeat->fVmxVirtSpecCtrl);
2108	}
2109
2110	/*
2111	* Finally initialize the VMX guest MSRs.
2112	*/
2113	cpumR3InitVmxGuestMsrs(pVM, pHostVmxMsrs, pGuestFeat, pGuestVmxMsrs);
2114	}
2115
2116
2117	/**
2118	* Gets the host hardware-virtualization MSRs.
2119	*
2120	* @returns VBox status code.
2121	* @param pMsrs Where to store the MSRs.
2122	*/
2123	static int cpumR3GetHostHwvirtMsrs(PCPUMMSRS pMsrs)
2124	{
2125	Assert(pMsrs);
2126
2127	uint32_t fCaps = 0;
2128	int rc = SUPR3QueryVTCaps(&fCaps);
2129	if (RT_SUCCESS(rc))
2130	{
2131	if (fCaps & (SUPVTCAPS_VT_X \| SUPVTCAPS_AMD_V))
2132	{
2133	SUPHWVIRTMSRS HwvirtMsrs;
2134	rc = SUPR3GetHwvirtMsrs(&HwvirtMsrs, false /* fForceRequery */);
2135	if (RT_SUCCESS(rc))
2136	{
2137	if (fCaps & SUPVTCAPS_VT_X)
2138	HMGetVmxMsrsFromHwvirtMsrs(&HwvirtMsrs, &pMsrs->hwvirt.vmx);
2139	else
2140	HMGetSvmMsrsFromHwvirtMsrs(&HwvirtMsrs, &pMsrs->hwvirt.svm);
2141	return VINF_SUCCESS;
2142	}
2143
2144	LogRel(("CPUM: Querying hardware-virtualization MSRs failed. rc=%Rrc\n", rc));
2145	return rc;
2146	}
2147
2148	LogRel(("CPUM: Querying hardware-virtualization capability succeeded but did not find VT-x or AMD-V\n"));
2149	return VERR_INTERNAL_ERROR_5;
2150	}
2151
2152	LogRel(("CPUM: No hardware-virtualization capability detected\n"));
2153	return VINF_SUCCESS;
2154	}
2155
2156
2157	/**
2158	* @callback_method_impl{FNTMTIMERINT,
2159	* Callback that fires when the nested VMX-preemption timer expired.}
2160	*/
2161	static DECLCALLBACK(void) cpumR3VmxPreemptTimerCallback(PVM pVM, TMTIMERHANDLE hTimer, void *pvUser)
2162	{
2163	RT_NOREF(pVM, hTimer);
2164	PVMCPU pVCpu = (PVMCPUR3)pvUser;
2165	AssertPtr(pVCpu);
2166	VMCPU_FF_SET(pVCpu, VMCPU_FF_VMX_PREEMPT_TIMER);
2167	}
2168
2169
2170	/**
2171	* Initializes the CPUM.
2172	*
2173	* @returns VBox status code.
2174	* @param pVM The cross context VM structure.
2175	*/
2176	VMMR3DECL(int) CPUMR3Init(PVM pVM)
2177	{
2178	LogFlow(("CPUMR3Init\n"));
2179
2180	/*
2181	* Assert alignment, sizes and tables.
2182	*/
2183	AssertCompileMemberAlignment(VM, cpum.s, 32);
2184	AssertCompile(sizeof(pVM->cpum.s) <= sizeof(pVM->cpum.padding));
2185	AssertCompileSizeAlignment(CPUMCTX, 64);
2186	AssertCompileSizeAlignment(CPUMCTXMSRS, 64);
2187	AssertCompileSizeAlignment(CPUMHOSTCTX, 64);
2188	AssertCompileMemberAlignment(VM, cpum, 64);
2189	AssertCompileMemberAlignment(VMCPU, cpum.s, 64);
2190	#ifdef VBOX_STRICT
2191	int rc2 = cpumR3MsrStrictInitChecks();
2192	AssertRCReturn(rc2, rc2);
2193	#endif
2194
2195	/*
2196	* Gather info about the host CPU.
2197	*/
2198	#if defined(RT_ARCH_X86) \|\| defined(RT_ARCH_AMD64)
2199	if (!ASMHasCpuId())
2200	{
2201	LogRel(("The CPU doesn't support CPUID!\n"));
2202	return VERR_UNSUPPORTED_CPU;
2203	}
2204
2205	pVM->cpum.s.fHostMxCsrMask = CPUMR3DeterminHostMxCsrMask();
2206	#endif
2207
2208	CPUMMSRS HostMsrs;
2209	RT_ZERO(HostMsrs);
2210	int rc = cpumR3GetHostHwvirtMsrs(&HostMsrs);
2211	AssertLogRelRCReturn(rc, rc);
2212
2213	#if defined(RT_ARCH_X86) \|\| defined(RT_ARCH_AMD64)
2214	/* Use the host features detected by CPUMR0ModuleInit if available. */
2215	if (pVM->cpum.s.HostFeatures.enmCpuVendor != CPUMCPUVENDOR_INVALID)
2216	g_CpumHostFeatures.s = pVM->cpum.s.HostFeatures;
2217	else
2218	{
2219	PCPUMCPUIDLEAF paLeaves;
2220	uint32_t cLeaves;
2221	rc = CPUMCpuIdCollectLeavesX86(&paLeaves, &cLeaves);
2222	AssertLogRelRCReturn(rc, rc);
2223
2224	rc = cpumCpuIdExplodeFeaturesX86(paLeaves, cLeaves, &HostMsrs, &g_CpumHostFeatures.s);
2225	RTMemFree(paLeaves);
2226	AssertLogRelRCReturn(rc, rc);
2227	}
2228	pVM->cpum.s.HostFeatures = g_CpumHostFeatures.s;
2229	pVM->cpum.s.GuestFeatures.enmCpuVendor = pVM->cpum.s.HostFeatures.enmCpuVendor;
2230
2231	#elif defined(RT_ARCH_ARM64)
2232	/** @todo we shouldn't be using the x86/AMD64 CPUMFEATURES for HostFeatures,
2233	* but it's too much work to fix that now. So, instead we just set
2234	* the bits we think are important for CPUMR3CpuId... This must
2235	* correspond to what IEM can emulate on ARM64. */
2236	pVM->cpum.s.HostFeatures.fCmpXchg8b = true;
2237	pVM->cpum.s.HostFeatures.fCmpXchg16b = true;
2238	pVM->cpum.s.HostFeatures.fPopCnt = true;
2239	pVM->cpum.s.HostFeatures.fAbm = true;
2240	pVM->cpum.s.HostFeatures.fBmi1 = true;
2241	pVM->cpum.s.HostFeatures.fBmi2 = true;
2242	pVM->cpum.s.HostFeatures.fAdx = true;
2243	pVM->cpum.s.HostFeatures.fSse = true;
2244	pVM->cpum.s.HostFeatures.fSse2 = true;
2245	pVM->cpum.s.HostFeatures.fSse3 = true;
2246	pVM->cpum.s.HostFeatures.fSse41 = true;
2247	pVM->cpum.s.HostFeatures.fSse42 = true;
2248	pVM->cpum.s.HostFeatures.fLahfSahf = true;
2249	pVM->cpum.s.HostFeatures.fMovBe = true;
2250	pVM->cpum.s.HostFeatures.fXSaveRstor = true;
2251	pVM->cpum.s.HostFeatures.fOpSysXSaveRstor = true;
2252	/** @todo r=aeichner Keep AVX/AVX2 disabled for now, too many missing instruction emulations. */
2253	# if 1
2254	pVM->cpum.s.HostFeatures.cbMaxExtendedState = RT_UOFFSETOF(X86XSAVEAREA, u.YmmHi);
2255	# else
2256	pVM->cpum.s.HostFeatures.cbMaxExtendedState = RT_UOFFSETOF(X86XSAVEAREA, u.YmmHi) + sizeof(X86XSAVEYMMHI);
2257	pVM->cpum.s.HostFeatures.fAvx = false;
2258	pVM->cpum.s.HostFeatures.fAvx2 = false;
2259	# endif
2260	#endif
2261
2262	/*
2263	* Check that the CPU supports the minimum features we require.
2264	*/
2265	#if defined(RT_ARCH_AMD64) \|\| defined(RT_ARCH_X86)
2266	if (!pVM->cpum.s.HostFeatures.fFxSaveRstor)
2267	return VMSetError(pVM, VERR_UNSUPPORTED_CPU, RT_SRC_POS, "Host CPU does not support the FXSAVE/FXRSTOR instruction.");
2268	if (!pVM->cpum.s.HostFeatures.fMmx)
2269	return VMSetError(pVM, VERR_UNSUPPORTED_CPU, RT_SRC_POS, "Host CPU does not support MMX.");
2270	if (!pVM->cpum.s.HostFeatures.fTsc)
2271	return VMSetError(pVM, VERR_UNSUPPORTED_CPU, RT_SRC_POS, "Host CPU does not support RDTSC.");
2272	#endif
2273
2274	/*
2275	* Setup the CR4 AND and OR masks used in the raw-mode switcher.
2276	*/
2277	pVM->cpum.s.CR4.AndMask = X86_CR4_OSXMMEEXCPT \| X86_CR4_PVI \| X86_CR4_VME;
2278	pVM->cpum.s.CR4.OrMask = X86_CR4_OSFXSR;
2279
2280	/*
2281	* Figure out which XSAVE/XRSTOR features are available on the host.
2282	*/
2283	uint64_t fXcr0Host = 0;
2284	uint64_t fXStateHostMask = 0;
2285	#if defined(RT_ARCH_X86) \|\| defined(RT_ARCH_AMD64)
2286	if ( pVM->cpum.s.HostFeatures.fXSaveRstor
2287	&& pVM->cpum.s.HostFeatures.fOpSysXSaveRstor)
2288	{
2289	fXStateHostMask = fXcr0Host = ASMGetXcr0();
2290	fXStateHostMask &= XSAVE_C_X87 \| XSAVE_C_SSE \| XSAVE_C_YMM \| XSAVE_C_OPMASK \| XSAVE_C_ZMM_HI256 \| XSAVE_C_ZMM_16HI;
2291	AssertLogRelMsgStmt((fXStateHostMask & (XSAVE_C_X87 \| XSAVE_C_SSE)) == (XSAVE_C_X87 \| XSAVE_C_SSE),
2292	("%#llx\n", fXStateHostMask), fXStateHostMask = 0);
2293	}
2294	#elif defined(RT_ARCH_ARM64)
2295	/** @todo r=aeichner Keep AVX/AVX2 disabled for now, too many missing instruction emulations. */
2296	fXStateHostMask = XSAVE_C_X87 \| XSAVE_C_SSE /\| XSAVE_C_YMM \| XSAVE_C_OPMASK \| XSAVE_C_ZMM_HI256 \| XSAVE_C_ZMM_16HI/;
2297	#endif
2298	pVM->cpum.s.fXStateHostMask = fXStateHostMask;
2299	LogRel(("CPUM: fXStateHostMask=%#llx; initial: %#llx; host XCR0=%#llx\n",
2300	pVM->cpum.s.fXStateHostMask, fXStateHostMask, fXcr0Host));
2301
2302	/*
2303	* Initialize the host XSAVE/XRSTOR mask.
2304	*/
2305	uint32_t cbMaxXState = pVM->cpum.s.HostFeatures.cbMaxExtendedState;
2306	cbMaxXState = RT_ALIGN(cbMaxXState, 128);
2307	AssertLogRelReturn( pVM->cpum.s.HostFeatures.cbMaxExtendedState >= sizeof(X86FXSTATE)
2308	&& pVM->cpum.s.HostFeatures.cbMaxExtendedState <= sizeof(pVM->apCpusR3[0]->cpum.s.Host.abXState)
2309	&& pVM->cpum.s.HostFeatures.cbMaxExtendedState <= sizeof(pVM->apCpusR3[0]->cpum.s.Guest.abXState)
2310	, VERR_CPUM_IPE_2);
2311
2312	for (VMCPUID i = 0; i < pVM->cCpus; i++)
2313	{
2314	PVMCPU pVCpu = pVM->apCpusR3[i];
2315
2316	pVCpu->cpum.s.Host.fXStateMask = fXStateHostMask;
2317	pVCpu->cpum.s.hNestedVmxPreemptTimer = NIL_TMTIMERHANDLE;
2318	}
2319
2320	/*
2321	* Register saved state data item.
2322	*/
2323	rc = SSMR3RegisterInternal(pVM, "cpum", 1, CPUM_SAVED_STATE_VERSION, sizeof(CPUM),
2324	NULL, cpumR3LiveExec, NULL,
2325	NULL, cpumR3SaveExec, NULL,
2326	cpumR3LoadPrep, cpumR3LoadExec, cpumR3LoadDone);
2327	if (RT_FAILURE(rc))
2328	return rc;
2329
2330	/*
2331	* Register info handlers and registers with the debugger facility.
2332	*/
2333	DBGFR3InfoRegisterInternalEx(pVM, "cpum", "Displays the all the cpu states.",
2334	&cpumR3InfoAll, DBGFINFO_FLAGS_ALL_EMTS);
2335	DBGFR3InfoRegisterInternalEx(pVM, "cpumguest", "Displays the guest cpu state.",
2336	&cpumR3InfoGuest, DBGFINFO_FLAGS_ALL_EMTS);
2337	DBGFR3InfoRegisterInternalEx(pVM, "cpumguesthwvirt", "Displays the guest hwvirt. cpu state.",
2338	&cpumR3InfoGuestHwvirt, DBGFINFO_FLAGS_ALL_EMTS);
2339	DBGFR3InfoRegisterInternalEx(pVM, "cpumhyper", "Displays the hypervisor cpu state.",
2340	&cpumR3InfoHyper, DBGFINFO_FLAGS_ALL_EMTS);
2341	DBGFR3InfoRegisterInternalEx(pVM, "cpumhost", "Displays the host cpu state.",
2342	&cpumR3InfoHost, DBGFINFO_FLAGS_ALL_EMTS);
2343	DBGFR3InfoRegisterInternalEx(pVM, "cpumguestinstr", "Displays the current guest instruction.",
2344	&cpumR3InfoGuestInstr, DBGFINFO_FLAGS_ALL_EMTS);
2345	DBGFR3InfoRegisterInternal( pVM, "cpuid", "Displays the guest cpuid leaves.",
2346	&cpumR3CpuIdInfo);
2347	DBGFR3InfoRegisterInternal( pVM, "cpumvmxfeat", "Displays the host and guest VMX hwvirt. features.",
2348	&cpumR3InfoVmxFeatures);
2349
2350	rc = cpumR3DbgInit(pVM);
2351	if (RT_FAILURE(rc))
2352	return rc;
2353
2354	#if defined(RT_ARCH_X86) \|\| defined(RT_ARCH_AMD64)
2355	/*
2356	* Check if we need to workaround partial/leaky FPU handling.
2357	*/
2358	cpumR3CheckLeakyFpu(pVM);
2359	#endif
2360
2361	/*
2362	* Initialize the Guest CPUID and MSR states.
2363	*/
2364	rc = cpumR3InitCpuIdAndMsrs(pVM, &HostMsrs);
2365	if (RT_FAILURE(rc))
2366	return rc;
2367
2368	/*
2369	* Generate the RFLAGS cookie.
2370	*/
2371	pVM->cpum.s.fReservedRFlagsCookie = RTRandU64() & ~(CPUMX86EFLAGS_HW_MASK_64 \| CPUMX86EFLAGS_INT_MASK_64);
2372
2373	/*
2374	* Init the VMX/SVM state.
2375	*
2376	* This must be done after initializing CPUID/MSR features as we access the
2377	* the VMX/SVM guest features below.
2378	*
2379	* In the case of nested VT-x, we also need to create the per-VCPU
2380	* VMX preemption timers.
2381	*/
2382	if (pVM->cpum.s.GuestFeatures.fVmx)
2383	cpumR3InitVmxHwVirtState(pVM);
2384	else if (pVM->cpum.s.GuestFeatures.fSvm)
2385	cpumR3InitSvmHwVirtState(pVM);
2386	else
2387	Assert(pVM->apCpusR3[0]->cpum.s.Guest.hwvirt.enmHwvirt == CPUMHWVIRT_NONE);
2388
2389	/*
2390	* Initialize the general guest CPU state.
2391	*/
2392	CPUMR3Reset(pVM);
2393
2394	return VINF_SUCCESS;
2395	}
2396
2397
2398	/**
2399	* Applies relocations to data and code managed by this
2400	* component. This function will be called at init and
2401	* whenever the VMM need to relocate it self inside the GC.
2402	*
2403	* The CPUM will update the addresses used by the switcher.
2404	*
2405	* @param pVM The cross context VM structure.
2406	*/
2407	VMMR3DECL(void) CPUMR3Relocate(PVM pVM)
2408	{
2409	RT_NOREF(pVM);
2410	}
2411
2412
2413	/**
2414	* Terminates the CPUM.
2415	*
2416	* Termination means cleaning up and freeing all resources,
2417	* the VM it self is at this point powered off or suspended.
2418	*
2419	* @returns VBox status code.
2420	* @param pVM The cross context VM structure.
2421	*/
2422	VMMR3DECL(int) CPUMR3Term(PVM pVM)
2423	{
2424	#ifdef VBOX_WITH_CRASHDUMP_MAGIC
2425	for (VMCPUID idCpu = 0; idCpu < pVM->cCpus; idCpu++)
2426	{
2427	PVMCPU pVCpu = pVM->apCpusR3[idCpu];
2428	memset(pVCpu->cpum.s.aMagic, 0, sizeof(pVCpu->cpum.s.aMagic));
2429	pVCpu->cpum.s.uMagic = 0;
2430	pvCpu->cpum.s.Guest.dr[5] = 0;
2431	}
2432	#endif
2433
2434	if (pVM->cpum.s.GuestFeatures.fVmx)
2435	{
2436	for (VMCPUID idCpu = 0; idCpu < pVM->cCpus; idCpu++)
2437	{
2438	PVMCPU pVCpu = pVM->apCpusR3[idCpu];
2439	if (pVCpu->cpum.s.hNestedVmxPreemptTimer != NIL_TMTIMERHANDLE)
2440	{
2441	int rc = TMR3TimerDestroy(pVM, pVCpu->cpum.s.hNestedVmxPreemptTimer); AssertRC(rc);
2442	pVCpu->cpum.s.hNestedVmxPreemptTimer = NIL_TMTIMERHANDLE;
2443	}
2444	}
2445	}
2446	return VINF_SUCCESS;
2447	}
2448
2449
2450	/**
2451	* Resets a virtual CPU.
2452	*
2453	* Used by CPUMR3Reset and CPU hot plugging.
2454	*
2455	* @param pVM The cross context VM structure.
2456	* @param pVCpu The cross context virtual CPU structure of the CPU that is
2457	* being reset. This may differ from the current EMT.
2458	*/
2459	VMMR3DECL(void) CPUMR3ResetCpu(PVM pVM, PVMCPU pVCpu)
2460	{
2461	/** @todo anything different for VCPU > 0? */
2462	PCPUMCTX pCtx = &pVCpu->cpum.s.Guest;
2463
2464	/*
2465	* Initialize everything to ZERO first.
2466	*/
2467	uint32_t fUseFlags = pVCpu->cpum.s.fUseFlags & ~CPUM_USED_FPU_SINCE_REM;
2468
2469	RT_BZERO(pCtx, RT_UOFFSETOF(CPUMCTX, aoffXState));
2470
2471	pVCpu->cpum.s.fUseFlags = fUseFlags;
2472
2473	pCtx->cr0 = X86_CR0_CD \| X86_CR0_NW \| X86_CR0_ET; //0x60000010
2474	pCtx->eip = 0x0000fff0;
2475	pCtx->edx = 0x00000600; /* P6 processor */
2476
2477	Assert((pVM->cpum.s.fReservedRFlagsCookie & (X86_EFL_LIVE_MASK \| X86_EFL_RAZ_LO_MASK \| X86_EFL_RA1_MASK)) == 0);
2478	pCtx->rflags.uBoth = pVM->cpum.s.fReservedRFlagsCookie \| X86_EFL_RA1_MASK;
2479
2480	pCtx->cs.Sel = 0xf000;
2481	pCtx->cs.ValidSel = 0xf000;
2482	pCtx->cs.fFlags = CPUMSELREG_FLAGS_VALID;
2483	pCtx->cs.u64Base = UINT64_C(0xffff0000);
2484	pCtx->cs.u32Limit = 0x0000ffff;
2485	pCtx->cs.Attr.n.u1DescType = 1; /* code/data segment */
2486	pCtx->cs.Attr.n.u1Present = 1;
2487	pCtx->cs.Attr.n.u4Type = X86_SEL_TYPE_ER_ACC;
2488
2489	pCtx->ds.fFlags = CPUMSELREG_FLAGS_VALID;
2490	pCtx->ds.u32Limit = 0x0000ffff;
2491	pCtx->ds.Attr.n.u1DescType = 1; /* code/data segment */
2492	pCtx->ds.Attr.n.u1Present = 1;
2493	pCtx->ds.Attr.n.u4Type = X86_SEL_TYPE_RW_ACC;
2494
2495	pCtx->es.fFlags = CPUMSELREG_FLAGS_VALID;
2496	pCtx->es.u32Limit = 0x0000ffff;
2497	pCtx->es.Attr.n.u1DescType = 1; /* code/data segment */
2498	pCtx->es.Attr.n.u1Present = 1;
2499	pCtx->es.Attr.n.u4Type = X86_SEL_TYPE_RW_ACC;
2500
2501	pCtx->fs.fFlags = CPUMSELREG_FLAGS_VALID;
2502	pCtx->fs.u32Limit = 0x0000ffff;
2503	pCtx->fs.Attr.n.u1DescType = 1; /* code/data segment */
2504	pCtx->fs.Attr.n.u1Present = 1;
2505	pCtx->fs.Attr.n.u4Type = X86_SEL_TYPE_RW_ACC;
2506
2507	pCtx->gs.fFlags = CPUMSELREG_FLAGS_VALID;
2508	pCtx->gs.u32Limit = 0x0000ffff;
2509	pCtx->gs.Attr.n.u1DescType = 1; /* code/data segment */
2510	pCtx->gs.Attr.n.u1Present = 1;
2511	pCtx->gs.Attr.n.u4Type = X86_SEL_TYPE_RW_ACC;
2512
2513	pCtx->ss.fFlags = CPUMSELREG_FLAGS_VALID;
2514	pCtx->ss.u32Limit = 0x0000ffff;
2515	pCtx->ss.Attr.n.u1Present = 1;
2516	pCtx->ss.Attr.n.u1DescType = 1; /* code/data segment */
2517	pCtx->ss.Attr.n.u4Type = X86_SEL_TYPE_RW_ACC;
2518
2519	pCtx->idtr.cbIdt = 0xffff;
2520	pCtx->gdtr.cbGdt = 0xffff;
2521
2522	pCtx->ldtr.fFlags = CPUMSELREG_FLAGS_VALID;
2523	pCtx->ldtr.u32Limit = 0xffff;
2524	pCtx->ldtr.Attr.n.u1Present = 1;
2525	pCtx->ldtr.Attr.n.u4Type = X86_SEL_TYPE_SYS_LDT;
2526
2527	pCtx->tr.fFlags = CPUMSELREG_FLAGS_VALID;
2528	pCtx->tr.u32Limit = 0xffff;
2529	pCtx->tr.Attr.n.u1Present = 1;
2530	pCtx->tr.Attr.n.u4Type = X86_SEL_TYPE_SYS_386_TSS_BUSY; /* Deduction, not properly documented by Intel. */
2531
2532	pCtx->dr[6] = X86_DR6_INIT_VAL;
2533	pCtx->dr[7] = X86_DR7_INIT_VAL;
2534
2535	PX86FXSTATE pFpuCtx = &pCtx->XState.x87;
2536	pFpuCtx->FTW = 0x00; /* All empty (abbridged tag reg edition). */
2537	pFpuCtx->FCW = 0x37f;
2538
2539	/* Intel 64 and IA-32 Architectures Software Developer's Manual Volume 3A, Table 8-1.
2540	IA-32 Processor States Following Power-up, Reset, or INIT */
2541	pFpuCtx->MXCSR = 0x1F80;
2542	pFpuCtx->MXCSR_MASK = pVM->cpum.s.GuestInfo.fMxCsrMask; /** @todo check if REM messes this up... */
2543
2544	pCtx->aXcr[0] = XSAVE_C_X87;
2545	if (pVM->cpum.s.HostFeatures.cbMaxExtendedState >= RT_UOFFSETOF(X86XSAVEAREA, Hdr))
2546	{
2547	/* The entire FXSAVE state needs loading when we switch to XSAVE/XRSTOR
2548	as we don't know what happened before. (Bother optimize later?) */
2549	pCtx->XState.Hdr.bmXState = XSAVE_C_X87 \| XSAVE_C_SSE;
2550	}
2551
2552	/*
2553	* MSRs.
2554	*/
2555	/* Init PAT MSR */
2556	pCtx->msrPAT = MSR_IA32_CR_PAT_INIT_VAL;
2557
2558	/* EFER MBZ; see AMD64 Architecture Programmer's Manual Volume 2: Table 14-1. Initial Processor State.
2559	* The Intel docs don't mention it. */
2560	Assert(!pCtx->msrEFER);
2561
2562	/* IA32_MISC_ENABLE - not entirely sure what the init/reset state really
2563	is supposed to be here, just trying provide useful/sensible values. */
2564	PCPUMMSRRANGE pRange = cpumLookupMsrRange(pVM, MSR_IA32_MISC_ENABLE);
2565	if (pRange)
2566	{
2567	pVCpu->cpum.s.GuestMsrs.msr.MiscEnable = MSR_IA32_MISC_ENABLE_BTS_UNAVAIL
2568	\| MSR_IA32_MISC_ENABLE_PEBS_UNAVAIL
2569	\| (pVM->cpum.s.GuestFeatures.fMonitorMWait ? MSR_IA32_MISC_ENABLE_MONITOR : 0)
2570	\| MSR_IA32_MISC_ENABLE_FAST_STRINGS;
2571	pRange->fWrIgnMask \|= MSR_IA32_MISC_ENABLE_BTS_UNAVAIL
2572	\| MSR_IA32_MISC_ENABLE_PEBS_UNAVAIL;
2573	pRange->fWrGpMask &= ~pVCpu->cpum.s.GuestMsrs.msr.MiscEnable;
2574	}
2575
2576	/** @todo Wire IA32_MISC_ENABLE bit 22 to our NT 4 CPUID trick. */
2577
2578	/** @todo r=ramshankar: Currently broken for SMP as TMCpuTickSet() expects to be
2579	* called from each EMT while we're getting called by CPUMR3Reset()
2580	* iteratively on the same thread. Fix later. */
2581	#if 0 /** @todo r=bird: This we will do in TM, not here. */
2582	/* TSC must be 0. Intel spec. Table 9-1. "IA-32 Processor States Following Power-up, Reset, or INIT." */
2583	CPUMSetGuestMsr(pVCpu, MSR_IA32_TSC, 0);
2584	#endif
2585
2586
2587	/* C-state control. Guesses. */
2588	pVCpu->cpum.s.GuestMsrs.msr.PkgCStateCfgCtrl = 1 /C1/ \| RT_BIT_32(25) \| RT_BIT_32(26) \| RT_BIT_32(27) \| RT_BIT_32(28);
2589	/* For Nehalem+ and Atoms, the 0xE2 MSR (MSR_PKG_CST_CONFIG_CONTROL) is documented. For Core 2,
2590	* it's undocumented but exists as MSR_PMG_CST_CONFIG_CONTROL and has similar but not identical
2591	* functionality. The default value must be different due to incompatible write mask.
2592	*/
2593	if (CPUMMICROARCH_IS_INTEL_CORE2(pVM->cpum.s.GuestFeatures.enmMicroarch))
2594	pVCpu->cpum.s.GuestMsrs.msr.PkgCStateCfgCtrl = 0x202a01; /* From Mac Pro Harpertown, unlocked. */
2595	else if (pVM->cpum.s.GuestFeatures.enmMicroarch == kCpumMicroarch_Intel_Core_Yonah)
2596	pVCpu->cpum.s.GuestMsrs.msr.PkgCStateCfgCtrl = 0x26740c; /* From MacBookPro1,1. */
2597
2598	/*
2599	* Hardware virtualization state.
2600	*/
2601	CPUMSetGuestGif(pCtx, true);
2602	Assert(!pVM->cpum.s.GuestFeatures.fVmx \|\| !pVM->cpum.s.GuestFeatures.fSvm); /* Paranoia. */
2603	if (pVM->cpum.s.GuestFeatures.fVmx)
2604	cpumR3ResetVmxHwVirtState(pVCpu);
2605	else if (pVM->cpum.s.GuestFeatures.fSvm)
2606	cpumR3ResetSvmHwVirtState(pVCpu);
2607	}
2608
2609
2610	/**
2611	* Resets the CPU.
2612	*
2613	* @param pVM The cross context VM structure.
2614	*/
2615	VMMR3DECL(void) CPUMR3Reset(PVM pVM)
2616	{
2617	for (VMCPUID idCpu = 0; idCpu < pVM->cCpus; idCpu++)
2618	{
2619	PVMCPU pVCpu = pVM->apCpusR3[idCpu];
2620	CPUMR3ResetCpu(pVM, pVCpu);
2621
2622	#ifdef VBOX_WITH_CRASHDUMP_MAGIC
2623
2624	/* Magic marker for searching in crash dumps. */
2625	strcpy((char *)pVCpu->.cpum.s.aMagic, "CPUMCPU Magic");
2626	pVCpu->cpum.s.uMagic = UINT64_C(0xDEADBEEFDEADBEEF);
2627	pVCpu->cpum.s.Guest->dr[5] = UINT64_C(0xDEADBEEFDEADBEEF);
2628	#endif
2629	}
2630	}
2631
2632
2633
2634
2635	/**
2636	* Pass 0 live exec callback.
2637	*
2638	* @returns VINF_SSM_DONT_CALL_AGAIN.
2639	* @param pVM The cross context VM structure.
2640	* @param pSSM The saved state handle.
2641	* @param uPass The pass (0).
2642	*/
2643	static DECLCALLBACK(int) cpumR3LiveExec(PVM pVM, PSSMHANDLE pSSM, uint32_t uPass)
2644	{
2645	AssertReturn(uPass == 0, VERR_SSM_UNEXPECTED_PASS);
2646	cpumR3SaveCpuId(pVM, pSSM);
2647	return VINF_SSM_DONT_CALL_AGAIN;
2648	}
2649
2650
2651	/**
2652	* Execute state save operation.
2653	*
2654	* @returns VBox status code.
2655	* @param pVM The cross context VM structure.
2656	* @param pSSM SSM operation handle.
2657	*/
2658	static DECLCALLBACK(int) cpumR3SaveExec(PVM pVM, PSSMHANDLE pSSM)
2659	{
2660	/*
2661	* Save.
2662	*/
2663	SSMR3PutU32(pSSM, pVM->cCpus);
2664	SSMR3PutU32(pSSM, sizeof(pVM->apCpusR3[0]->cpum.s.GuestMsrs.msr));
2665	CPUMCTX DummyHyperCtx;
2666	RT_ZERO(DummyHyperCtx);
2667	for (VMCPUID idCpu = 0; idCpu < pVM->cCpus; idCpu++)
2668	{
2669	PVMCPU const pVCpu = pVM->apCpusR3[idCpu];
2670	PCPUMCTX const pGstCtx = &pVCpu->cpum.s.Guest;
2671
2672	/** @todo ditch this the next time we change the saved state. */
2673	SSMR3PutStructEx(pSSM, &DummyHyperCtx, sizeof(DummyHyperCtx), 0, g_aCpumCtxFields, NULL);
2674
2675	uint64_t const fSavedRFlags = pGstCtx->rflags.uBoth;
2676	pGstCtx->rflags.uBoth &= CPUMX86EFLAGS_HW_MASK_64; /* Temporarily clear the non-hardware bits in RFLAGS while saving. */
2677	SSMR3PutStructEx(pSSM, pGstCtx, sizeof(*pGstCtx), 0, g_aCpumCtxFields, NULL);
2678	pGstCtx->rflags.uBoth = fSavedRFlags;
2679
2680	SSMR3PutStructEx(pSSM, &pGstCtx->XState.x87, sizeof(pGstCtx->XState.x87), 0, g_aCpumX87Fields, NULL);
2681	if (pGstCtx->fXStateMask != 0)
2682	SSMR3PutStructEx(pSSM, &pGstCtx->XState.Hdr, sizeof(pGstCtx->XState.Hdr), 0, g_aCpumXSaveHdrFields, NULL);
2683	if (pGstCtx->fXStateMask & XSAVE_C_YMM)
2684	{
2685	PCX86XSAVEYMMHI pYmmHiCtx = CPUMCTX_XSAVE_C_PTR(pGstCtx, XSAVE_C_YMM_BIT, PCX86XSAVEYMMHI);
2686	SSMR3PutStructEx(pSSM, pYmmHiCtx, sizeof(*pYmmHiCtx), SSMSTRUCT_FLAGS_FULL_STRUCT, g_aCpumYmmHiFields, NULL);
2687	}
2688	if (pGstCtx->fXStateMask & XSAVE_C_BNDREGS)
2689	{
2690	PCX86XSAVEBNDREGS pBndRegs = CPUMCTX_XSAVE_C_PTR(pGstCtx, XSAVE_C_BNDREGS_BIT, PCX86XSAVEBNDREGS);
2691	SSMR3PutStructEx(pSSM, pBndRegs, sizeof(*pBndRegs), SSMSTRUCT_FLAGS_FULL_STRUCT, g_aCpumBndRegsFields, NULL);
2692	}
2693	if (pGstCtx->fXStateMask & XSAVE_C_BNDCSR)
2694	{
2695	PCX86XSAVEBNDCFG pBndCfg = CPUMCTX_XSAVE_C_PTR(pGstCtx, XSAVE_C_BNDCSR_BIT, PCX86XSAVEBNDCFG);
2696	SSMR3PutStructEx(pSSM, pBndCfg, sizeof(*pBndCfg), SSMSTRUCT_FLAGS_FULL_STRUCT, g_aCpumBndCfgFields, NULL);
2697	}
2698	if (pGstCtx->fXStateMask & XSAVE_C_ZMM_HI256)
2699	{
2700	PCX86XSAVEZMMHI256 pZmmHi256 = CPUMCTX_XSAVE_C_PTR(pGstCtx, XSAVE_C_ZMM_HI256_BIT, PCX86XSAVEZMMHI256);
2701	SSMR3PutStructEx(pSSM, pZmmHi256, sizeof(*pZmmHi256), SSMSTRUCT_FLAGS_FULL_STRUCT, g_aCpumZmmHi256Fields, NULL);
2702	}
2703	if (pGstCtx->fXStateMask & XSAVE_C_ZMM_16HI)
2704	{
2705	PCX86XSAVEZMM16HI pZmm16Hi = CPUMCTX_XSAVE_C_PTR(pGstCtx, XSAVE_C_ZMM_16HI_BIT, PCX86XSAVEZMM16HI);
2706	SSMR3PutStructEx(pSSM, pZmm16Hi, sizeof(*pZmm16Hi), SSMSTRUCT_FLAGS_FULL_STRUCT, g_aCpumZmm16HiFields, NULL);
2707	}
2708	SSMR3PutU64(pSSM, pGstCtx->aPaePdpes[0].u);
2709	SSMR3PutU64(pSSM, pGstCtx->aPaePdpes[1].u);
2710	SSMR3PutU64(pSSM, pGstCtx->aPaePdpes[2].u);
2711	SSMR3PutU64(pSSM, pGstCtx->aPaePdpes[3].u);
2712	if (pVM->cpum.s.GuestFeatures.fSvm)
2713	{
2714	SSMR3PutU64(pSSM, pGstCtx->hwvirt.svm.uMsrHSavePa);
2715	SSMR3PutGCPhys(pSSM, pGstCtx->hwvirt.svm.GCPhysVmcb);
2716	SSMR3PutU64(pSSM, pGstCtx->hwvirt.svm.uPrevPauseTick);
2717	SSMR3PutU16(pSSM, pGstCtx->hwvirt.svm.cPauseFilter);
2718	SSMR3PutU16(pSSM, pGstCtx->hwvirt.svm.cPauseFilterThreshold);
2719	SSMR3PutBool(pSSM, pGstCtx->hwvirt.svm.fInterceptEvents);
2720	SSMR3PutStructEx(pSSM, &pGstCtx->hwvirt.svm.HostState, sizeof(pGstCtx->hwvirt.svm.HostState), 0 /* fFlags */,
2721	g_aSvmHwvirtHostState, NULL /* pvUser */);
2722	SSMR3PutMem(pSSM, &pGstCtx->hwvirt.svm.Vmcb, sizeof(pGstCtx->hwvirt.svm.Vmcb));
2723	SSMR3PutMem(pSSM, &pGstCtx->hwvirt.svm.abMsrBitmap[0], sizeof(pGstCtx->hwvirt.svm.abMsrBitmap));
2724	SSMR3PutMem(pSSM, &pGstCtx->hwvirt.svm.abIoBitmap[0], sizeof(pGstCtx->hwvirt.svm.abIoBitmap));
2725	/* This is saved in the old VMCPUM_FF format. Change if more flags are added. */
2726	SSMR3PutU32(pSSM, pGstCtx->hwvirt.fSavedInhibit & CPUMCTX_INHIBIT_NMI ? CPUM_OLD_VMCPU_FF_BLOCK_NMIS : 0);
2727	SSMR3PutBool(pSSM, pGstCtx->hwvirt.fGif);
2728	}
2729	if (pVM->cpum.s.GuestFeatures.fVmx)
2730	{
2731	SSMR3PutGCPhys(pSSM, pGstCtx->hwvirt.vmx.GCPhysVmxon);
2732	SSMR3PutGCPhys(pSSM, pGstCtx->hwvirt.vmx.GCPhysVmcs);
2733	SSMR3PutGCPhys(pSSM, pGstCtx->hwvirt.vmx.GCPhysShadowVmcs);
2734	SSMR3PutBool(pSSM, pGstCtx->hwvirt.vmx.fInVmxRootMode);
2735	SSMR3PutBool(pSSM, pGstCtx->hwvirt.vmx.fInVmxNonRootMode);
2736	SSMR3PutBool(pSSM, pGstCtx->hwvirt.vmx.fInterceptEvents);
2737	SSMR3PutBool(pSSM, pGstCtx->hwvirt.vmx.fNmiUnblockingIret);
2738	SSMR3PutStructEx(pSSM, &pGstCtx->hwvirt.vmx.Vmcs, sizeof(pGstCtx->hwvirt.vmx.Vmcs), 0, g_aVmxHwvirtVmcs, NULL);
2739	SSMR3PutStructEx(pSSM, &pGstCtx->hwvirt.vmx.ShadowVmcs, sizeof(pGstCtx->hwvirt.vmx.ShadowVmcs),
2740	0, g_aVmxHwvirtVmcs, NULL);
2741	SSMR3PutMem(pSSM, &pGstCtx->hwvirt.vmx.abVmreadBitmap[0], sizeof(pGstCtx->hwvirt.vmx.abVmreadBitmap));
2742	SSMR3PutMem(pSSM, &pGstCtx->hwvirt.vmx.abVmwriteBitmap[0], sizeof(pGstCtx->hwvirt.vmx.abVmwriteBitmap));
2743	SSMR3PutMem(pSSM, &pGstCtx->hwvirt.vmx.aEntryMsrLoadArea[0], sizeof(pGstCtx->hwvirt.vmx.aEntryMsrLoadArea));
2744	SSMR3PutMem(pSSM, &pGstCtx->hwvirt.vmx.aExitMsrStoreArea[0], sizeof(pGstCtx->hwvirt.vmx.aExitMsrStoreArea));
2745	SSMR3PutMem(pSSM, &pGstCtx->hwvirt.vmx.aExitMsrLoadArea[0], sizeof(pGstCtx->hwvirt.vmx.aExitMsrLoadArea));
2746	SSMR3PutMem(pSSM, &pGstCtx->hwvirt.vmx.abMsrBitmap[0], sizeof(pGstCtx->hwvirt.vmx.abMsrBitmap));
2747	SSMR3PutMem(pSSM, &pGstCtx->hwvirt.vmx.abIoBitmap[0], sizeof(pGstCtx->hwvirt.vmx.abIoBitmap));
2748	SSMR3PutU64(pSSM, pGstCtx->hwvirt.vmx.uFirstPauseLoopTick);
2749	SSMR3PutU64(pSSM, pGstCtx->hwvirt.vmx.uPrevPauseTick);
2750	SSMR3PutU64(pSSM, pGstCtx->hwvirt.vmx.uEntryTick);
2751	SSMR3PutU16(pSSM, pGstCtx->hwvirt.vmx.offVirtApicWrite);
2752	SSMR3PutBool(pSSM, pGstCtx->hwvirt.vmx.fVirtNmiBlocking);
2753	SSMR3PutU64(pSSM, MSR_IA32_FEATURE_CONTROL_LOCK \| MSR_IA32_FEATURE_CONTROL_VMXON); /* Deprecated since 2021/09/22. Value kept backwards compatibile with 6.1.26. */
2754	SSMR3PutU64(pSSM, pGstCtx->hwvirt.vmx.Msrs.u64Basic);
2755	SSMR3PutU64(pSSM, pGstCtx->hwvirt.vmx.Msrs.PinCtls.u);
2756	SSMR3PutU64(pSSM, pGstCtx->hwvirt.vmx.Msrs.ProcCtls.u);
2757	SSMR3PutU64(pSSM, pGstCtx->hwvirt.vmx.Msrs.ProcCtls2.u);
2758	SSMR3PutU64(pSSM, pGstCtx->hwvirt.vmx.Msrs.ExitCtls.u);
2759	SSMR3PutU64(pSSM, pGstCtx->hwvirt.vmx.Msrs.EntryCtls.u);
2760	SSMR3PutU64(pSSM, pGstCtx->hwvirt.vmx.Msrs.TruePinCtls.u);
2761	SSMR3PutU64(pSSM, pGstCtx->hwvirt.vmx.Msrs.TrueProcCtls.u);
2762	SSMR3PutU64(pSSM, pGstCtx->hwvirt.vmx.Msrs.TrueEntryCtls.u);
2763	SSMR3PutU64(pSSM, pGstCtx->hwvirt.vmx.Msrs.TrueExitCtls.u);
2764	SSMR3PutU64(pSSM, pGstCtx->hwvirt.vmx.Msrs.u64Misc);
2765	SSMR3PutU64(pSSM, pGstCtx->hwvirt.vmx.Msrs.u64Cr0Fixed0);
2766	SSMR3PutU64(pSSM, pGstCtx->hwvirt.vmx.Msrs.u64Cr0Fixed1);
2767	SSMR3PutU64(pSSM, pGstCtx->hwvirt.vmx.Msrs.u64Cr4Fixed0);
2768	SSMR3PutU64(pSSM, pGstCtx->hwvirt.vmx.Msrs.u64Cr4Fixed1);
2769	SSMR3PutU64(pSSM, pGstCtx->hwvirt.vmx.Msrs.u64VmcsEnum);
2770	SSMR3PutU64(pSSM, pGstCtx->hwvirt.vmx.Msrs.u64VmFunc);
2771	SSMR3PutU64(pSSM, pGstCtx->hwvirt.vmx.Msrs.u64EptVpidCaps);
2772	SSMR3PutU64(pSSM, pGstCtx->hwvirt.vmx.Msrs.u64ProcCtls3);
2773	SSMR3PutU64(pSSM, pGstCtx->hwvirt.vmx.Msrs.u64ExitCtls2);
2774	}
2775	SSMR3PutU32(pSSM, pVCpu->cpum.s.fUseFlags);
2776	SSMR3PutU32(pSSM, pVCpu->cpum.s.fChanged);
2777	AssertCompileSizeAlignment(pVCpu->cpum.s.GuestMsrs.msr, sizeof(uint64_t));
2778	SSMR3PutMem(pSSM, &pVCpu->cpum.s.GuestMsrs, sizeof(pVCpu->cpum.s.GuestMsrs.msr));
2779	}
2780
2781	cpumR3SaveCpuId(pVM, pSSM);
2782	return VINF_SUCCESS;
2783	}
2784
2785
2786	/**
2787	* @callback_method_impl{FNSSMINTLOADPREP}
2788	*/
2789	static DECLCALLBACK(int) cpumR3LoadPrep(PVM pVM, PSSMHANDLE pSSM)
2790	{
2791	NOREF(pSSM);
2792	pVM->cpum.s.fPendingRestore = true;
2793	return VINF_SUCCESS;
2794	}
2795
2796
2797	/**
2798	* @callback_method_impl{FNSSMINTLOADEXEC}
2799	*/
2800	static DECLCALLBACK(int) cpumR3LoadExec(PVM pVM, PSSMHANDLE pSSM, uint32_t uVersion, uint32_t uPass)
2801	{
2802	int rc; /* Only for AssertRCReturn use. */
2803
2804	/*
2805	* Validate version.
2806	*/
2807	if ( uVersion != CPUM_SAVED_STATE_VERSION_HWVIRT_VMX_4
2808	&& uVersion != CPUM_SAVED_STATE_VERSION_HWVIRT_VMX_3
2809	&& uVersion != CPUM_SAVED_STATE_VERSION_PAE_PDPES
2810	&& uVersion != CPUM_SAVED_STATE_VERSION_HWVIRT_VMX_2
2811	&& uVersion != CPUM_SAVED_STATE_VERSION_HWVIRT_VMX
2812	&& uVersion != CPUM_SAVED_STATE_VERSION_HWVIRT_SVM
2813	&& uVersion != CPUM_SAVED_STATE_VERSION_XSAVE
2814	&& uVersion != CPUM_SAVED_STATE_VERSION_GOOD_CPUID_COUNT
2815	&& uVersion != CPUM_SAVED_STATE_VERSION_BAD_CPUID_COUNT
2816	&& uVersion != CPUM_SAVED_STATE_VERSION_PUT_STRUCT
2817	&& uVersion != CPUM_SAVED_STATE_VERSION_MEM
2818	&& uVersion != CPUM_SAVED_STATE_VERSION_NO_MSR_SIZE
2819	&& uVersion != CPUM_SAVED_STATE_VERSION_VER3_2
2820	&& uVersion != CPUM_SAVED_STATE_VERSION_VER3_0
2821	&& uVersion != CPUM_SAVED_STATE_VERSION_VER2_1_NOMSR
2822	&& uVersion != CPUM_SAVED_STATE_VERSION_VER2_0
2823	&& uVersion != CPUM_SAVED_STATE_VERSION_VER1_6)
2824	{
2825	AssertMsgFailed(("cpumR3LoadExec: Invalid version uVersion=%d!\n", uVersion));
2826	return VERR_SSM_UNSUPPORTED_DATA_UNIT_VERSION;
2827	}
2828
2829	if (uPass == SSM_PASS_FINAL)
2830	{
2831	/*
2832	* Set the size of RTGCPTR for SSMR3GetGCPtr. (Only necessary for
2833	* really old SSM file versions.)
2834	*/
2835	if (uVersion == CPUM_SAVED_STATE_VERSION_VER1_6)
2836	SSMR3HandleSetGCPtrSize(pSSM, sizeof(RTGCPTR32));
2837	else if (uVersion <= CPUM_SAVED_STATE_VERSION_VER3_0)
2838	SSMR3HandleSetGCPtrSize(pSSM, sizeof(RTGCPTR));
2839
2840	/*
2841	* Figure x86 and ctx field definitions to use for older states.
2842	*/
2843	uint32_t const fLoad = uVersion > CPUM_SAVED_STATE_VERSION_MEM ? 0 : SSMSTRUCT_FLAGS_MEM_BAND_AID_RELAXED;
2844	PCSSMFIELD paCpumCtx1Fields = g_aCpumX87Fields;
2845	PCSSMFIELD paCpumCtx2Fields = g_aCpumCtxFields;
2846	if (uVersion == CPUM_SAVED_STATE_VERSION_VER1_6)
2847	{
2848	paCpumCtx1Fields = g_aCpumX87FieldsV16;
2849	paCpumCtx2Fields = g_aCpumCtxFieldsV16;
2850	}
2851	else if (uVersion <= CPUM_SAVED_STATE_VERSION_MEM)
2852	{
2853	paCpumCtx1Fields = g_aCpumX87FieldsMem;
2854	paCpumCtx2Fields = g_aCpumCtxFieldsMem;
2855	}
2856
2857	/*
2858	* The hyper state used to preceed the CPU count. Starting with
2859	* XSAVE it was moved down till after we've got the count.
2860	*/
2861	CPUMCTX HyperCtxIgnored;
2862	if (uVersion < CPUM_SAVED_STATE_VERSION_XSAVE)
2863	{
2864	for (VMCPUID idCpu = 0; idCpu < pVM->cCpus; idCpu++)
2865	{
2866	X86FXSTATE Ign;
2867	SSMR3GetStructEx(pSSM, &Ign, sizeof(Ign), fLoad \| SSMSTRUCT_FLAGS_NO_TAIL_MARKER, paCpumCtx1Fields, NULL);
2868	SSMR3GetStructEx(pSSM, &HyperCtxIgnored, sizeof(HyperCtxIgnored),
2869	fLoad \| SSMSTRUCT_FLAGS_NO_LEAD_MARKER, paCpumCtx2Fields, NULL);
2870	}
2871	}
2872
2873	if (uVersion >= CPUM_SAVED_STATE_VERSION_VER2_1_NOMSR)
2874	{
2875	uint32_t cCpus;
2876	rc = SSMR3GetU32(pSSM, &cCpus); AssertRCReturn(rc, rc);
2877	AssertLogRelMsgReturn(cCpus == pVM->cCpus, ("Mismatching CPU counts: saved: %u; configured: %u \n", cCpus, pVM->cCpus),
2878	VERR_SSM_UNEXPECTED_DATA);
2879	}
2880	AssertLogRelMsgReturn( uVersion > CPUM_SAVED_STATE_VERSION_VER2_0
2881	\|\| pVM->cCpus == 1,
2882	("cCpus=%u\n", pVM->cCpus),
2883	VERR_SSM_UNEXPECTED_DATA);
2884
2885	uint32_t cbMsrs = 0;
2886	if (uVersion > CPUM_SAVED_STATE_VERSION_NO_MSR_SIZE)
2887	{
2888	rc = SSMR3GetU32(pSSM, &cbMsrs); AssertRCReturn(rc, rc);
2889	AssertLogRelMsgReturn(RT_ALIGN(cbMsrs, sizeof(uint64_t)) == cbMsrs, ("Size of MSRs is misaligned: %#x\n", cbMsrs),
2890	VERR_SSM_UNEXPECTED_DATA);
2891	AssertLogRelMsgReturn(cbMsrs <= sizeof(CPUMCTXMSRS) && cbMsrs > 0, ("Size of MSRs is out of range: %#x\n", cbMsrs),
2892	VERR_SSM_UNEXPECTED_DATA);
2893	}
2894
2895	/*
2896	* Do the per-CPU restoring.
2897	*/
2898	for (VMCPUID idCpu = 0; idCpu < pVM->cCpus; idCpu++)
2899	{
2900	PVMCPU pVCpu = pVM->apCpusR3[idCpu];
2901	PCPUMCTX pGstCtx = &pVCpu->cpum.s.Guest;
2902
2903	if (uVersion >= CPUM_SAVED_STATE_VERSION_XSAVE)
2904	{
2905	/*
2906	* The XSAVE saved state layout moved the hyper state down here.
2907	*/
2908	rc = SSMR3GetStructEx(pSSM, &HyperCtxIgnored, sizeof(HyperCtxIgnored), 0, g_aCpumCtxFields, NULL);
2909	AssertRCReturn(rc, rc);
2910
2911	/*
2912	* Start by restoring the CPUMCTX structure and the X86FXSAVE bits of the extended state.
2913	*/
2914	rc = SSMR3GetStructEx(pSSM, pGstCtx, sizeof(*pGstCtx), 0, g_aCpumCtxFields, NULL);
2915	rc = SSMR3GetStructEx(pSSM, &pGstCtx->XState.x87, sizeof(pGstCtx->XState.x87), 0, g_aCpumX87Fields, NULL);
2916	AssertRCReturn(rc, rc);
2917
2918	/* Check that the xsave/xrstor mask is valid (invalid results in #GP). */
2919	if (pGstCtx->fXStateMask != 0)
2920	{
2921	AssertLogRelMsgReturn(!(pGstCtx->fXStateMask & ~pVM->cpum.s.fXStateGuestMask),
2922	("fXStateMask=%#RX64 fXStateGuestMask=%#RX64\n",
2923	pGstCtx->fXStateMask, pVM->cpum.s.fXStateGuestMask),
2924	VERR_CPUM_INCOMPATIBLE_XSAVE_COMP_MASK);
2925	AssertLogRelMsgReturn(pGstCtx->fXStateMask & XSAVE_C_X87,
2926	("fXStateMask=%#RX64\n", pGstCtx->fXStateMask), VERR_CPUM_INVALID_XSAVE_COMP_MASK);
2927	AssertLogRelMsgReturn((pGstCtx->fXStateMask & (XSAVE_C_SSE \| XSAVE_C_YMM)) != XSAVE_C_YMM,
2928	("fXStateMask=%#RX64\n", pGstCtx->fXStateMask), VERR_CPUM_INVALID_XSAVE_COMP_MASK);
2929	AssertLogRelMsgReturn( (pGstCtx->fXStateMask & (XSAVE_C_OPMASK \| XSAVE_C_ZMM_HI256 \| XSAVE_C_ZMM_16HI)) == 0
2930	\|\| (pGstCtx->fXStateMask & (XSAVE_C_SSE \| XSAVE_C_YMM \| XSAVE_C_OPMASK \| XSAVE_C_ZMM_HI256 \| XSAVE_C_ZMM_16HI))
2931	== (XSAVE_C_SSE \| XSAVE_C_YMM \| XSAVE_C_OPMASK \| XSAVE_C_ZMM_HI256 \| XSAVE_C_ZMM_16HI),
2932	("fXStateMask=%#RX64\n", pGstCtx->fXStateMask), VERR_CPUM_INVALID_XSAVE_COMP_MASK);
2933	}
2934
2935	/* Check that the XCR0 mask is valid (invalid results in #GP). */
2936	AssertLogRelMsgReturn(pGstCtx->aXcr[0] & XSAVE_C_X87, ("xcr0=%#RX64\n", pGstCtx->aXcr[0]), VERR_CPUM_INVALID_XCR0);
2937	if (pGstCtx->aXcr[0] != XSAVE_C_X87)
2938	{
2939	AssertLogRelMsgReturn(!(pGstCtx->aXcr[0] & ~(pGstCtx->fXStateMask \| XSAVE_C_X87)),
2940	("xcr0=%#RX64 fXStateMask=%#RX64\n", pGstCtx->aXcr[0], pGstCtx->fXStateMask),
2941	VERR_CPUM_INVALID_XCR0);
2942	AssertLogRelMsgReturn(pGstCtx->aXcr[0] & XSAVE_C_X87,
2943	("xcr0=%#RX64\n", pGstCtx->aXcr[0]), VERR_CPUM_INVALID_XSAVE_COMP_MASK);
2944	AssertLogRelMsgReturn((pGstCtx->aXcr[0] & (XSAVE_C_SSE \| XSAVE_C_YMM)) != XSAVE_C_YMM,
2945	("xcr0=%#RX64\n", pGstCtx->aXcr[0]), VERR_CPUM_INVALID_XSAVE_COMP_MASK);
2946	AssertLogRelMsgReturn( (pGstCtx->aXcr[0] & (XSAVE_C_OPMASK \| XSAVE_C_ZMM_HI256 \| XSAVE_C_ZMM_16HI)) == 0
2947	\|\| (pGstCtx->aXcr[0] & (XSAVE_C_SSE \| XSAVE_C_YMM \| XSAVE_C_OPMASK \| XSAVE_C_ZMM_HI256 \| XSAVE_C_ZMM_16HI))
2948	== (XSAVE_C_SSE \| XSAVE_C_YMM \| XSAVE_C_OPMASK \| XSAVE_C_ZMM_HI256 \| XSAVE_C_ZMM_16HI),
2949	("xcr0=%#RX64\n", pGstCtx->aXcr[0]), VERR_CPUM_INVALID_XSAVE_COMP_MASK);
2950	}
2951
2952	/* Check that the XCR1 is zero, as we don't implement it yet. */
2953	AssertLogRelMsgReturn(!pGstCtx->aXcr[1], ("xcr1=%#RX64\n", pGstCtx->aXcr[1]), VERR_SSM_DATA_UNIT_FORMAT_CHANGED);
2954
2955	/*
2956	* Restore the individual extended state components we support.
2957	*/
2958	if (pGstCtx->fXStateMask != 0)
2959	{
2960	rc = SSMR3GetStructEx(pSSM, &pGstCtx->XState.Hdr, sizeof(pGstCtx->XState.Hdr),
2961	0, g_aCpumXSaveHdrFields, NULL);
2962	AssertRCReturn(rc, rc);
2963	AssertLogRelMsgReturn(!(pGstCtx->XState.Hdr.bmXState & ~pGstCtx->fXStateMask),
2964	("bmXState=%#RX64 fXStateMask=%#RX64\n",
2965	pGstCtx->XState.Hdr.bmXState, pGstCtx->fXStateMask),
2966	VERR_CPUM_INVALID_XSAVE_HDR);
2967	}
2968	if (pGstCtx->fXStateMask & XSAVE_C_YMM)
2969	{
2970	PX86XSAVEYMMHI pYmmHiCtx = CPUMCTX_XSAVE_C_PTR(pGstCtx, XSAVE_C_YMM_BIT, PX86XSAVEYMMHI);
2971	SSMR3GetStructEx(pSSM, pYmmHiCtx, sizeof(*pYmmHiCtx), SSMSTRUCT_FLAGS_FULL_STRUCT, g_aCpumYmmHiFields, NULL);
2972	}
2973	if (pGstCtx->fXStateMask & XSAVE_C_BNDREGS)
2974	{
2975	PX86XSAVEBNDREGS pBndRegs = CPUMCTX_XSAVE_C_PTR(pGstCtx, XSAVE_C_BNDREGS_BIT, PX86XSAVEBNDREGS);
2976	SSMR3GetStructEx(pSSM, pBndRegs, sizeof(*pBndRegs), SSMSTRUCT_FLAGS_FULL_STRUCT, g_aCpumBndRegsFields, NULL);
2977	}
2978	if (pGstCtx->fXStateMask & XSAVE_C_BNDCSR)
2979	{
2980	PX86XSAVEBNDCFG pBndCfg = CPUMCTX_XSAVE_C_PTR(pGstCtx, XSAVE_C_BNDCSR_BIT, PX86XSAVEBNDCFG);
2981	SSMR3GetStructEx(pSSM, pBndCfg, sizeof(*pBndCfg), SSMSTRUCT_FLAGS_FULL_STRUCT, g_aCpumBndCfgFields, NULL);
2982	}
2983	if (pGstCtx->fXStateMask & XSAVE_C_ZMM_HI256)
2984	{
2985	PX86XSAVEZMMHI256 pZmmHi256 = CPUMCTX_XSAVE_C_PTR(pGstCtx, XSAVE_C_ZMM_HI256_BIT, PX86XSAVEZMMHI256);
2986	SSMR3GetStructEx(pSSM, pZmmHi256, sizeof(*pZmmHi256), SSMSTRUCT_FLAGS_FULL_STRUCT, g_aCpumZmmHi256Fields, NULL);
2987	}
2988	if (pGstCtx->fXStateMask & XSAVE_C_ZMM_16HI)
2989	{
2990	PX86XSAVEZMM16HI pZmm16Hi = CPUMCTX_XSAVE_C_PTR(pGstCtx, XSAVE_C_ZMM_16HI_BIT, PX86XSAVEZMM16HI);
2991	SSMR3GetStructEx(pSSM, pZmm16Hi, sizeof(*pZmm16Hi), SSMSTRUCT_FLAGS_FULL_STRUCT, g_aCpumZmm16HiFields, NULL);
2992	}
2993	if (uVersion >= CPUM_SAVED_STATE_VERSION_PAE_PDPES)
2994	{
2995	SSMR3GetU64(pSSM, &pGstCtx->aPaePdpes[0].u);
2996	SSMR3GetU64(pSSM, &pGstCtx->aPaePdpes[1].u);
2997	SSMR3GetU64(pSSM, &pGstCtx->aPaePdpes[2].u);
2998	SSMR3GetU64(pSSM, &pGstCtx->aPaePdpes[3].u);
2999	}
3000	if (uVersion >= CPUM_SAVED_STATE_VERSION_HWVIRT_SVM)
3001	{
3002	if (pVM->cpum.s.GuestFeatures.fSvm)
3003	{
3004	SSMR3GetU64(pSSM, &pGstCtx->hwvirt.svm.uMsrHSavePa);
3005	SSMR3GetGCPhys(pSSM, &pGstCtx->hwvirt.svm.GCPhysVmcb);
3006	SSMR3GetU64(pSSM, &pGstCtx->hwvirt.svm.uPrevPauseTick);
3007	SSMR3GetU16(pSSM, &pGstCtx->hwvirt.svm.cPauseFilter);
3008	SSMR3GetU16(pSSM, &pGstCtx->hwvirt.svm.cPauseFilterThreshold);
3009	SSMR3GetBool(pSSM, &pGstCtx->hwvirt.svm.fInterceptEvents);
3010	SSMR3GetStructEx(pSSM, &pGstCtx->hwvirt.svm.HostState, sizeof(pGstCtx->hwvirt.svm.HostState),
3011	0 /* fFlags /, g_aSvmHwvirtHostState, NULL / pvUser */);
3012	SSMR3GetMem(pSSM, &pGstCtx->hwvirt.svm.Vmcb, sizeof(pGstCtx->hwvirt.svm.Vmcb));
3013	SSMR3GetMem(pSSM, &pGstCtx->hwvirt.svm.abMsrBitmap[0], sizeof(pGstCtx->hwvirt.svm.abMsrBitmap));
3014	SSMR3GetMem(pSSM, &pGstCtx->hwvirt.svm.abIoBitmap[0], sizeof(pGstCtx->hwvirt.svm.abIoBitmap));
3015
3016	uint32_t fSavedLocalFFs = 0;
3017	rc = SSMR3GetU32(pSSM, &fSavedLocalFFs);
3018	AssertRCReturn(rc, rc);
3019	Assert(fSavedLocalFFs == 0 \|\| fSavedLocalFFs == CPUM_OLD_VMCPU_FF_BLOCK_NMIS);
3020	pGstCtx->hwvirt.fSavedInhibit = fSavedLocalFFs & CPUM_OLD_VMCPU_FF_BLOCK_NMIS ? CPUMCTX_INHIBIT_NMI : 0;
3021
3022	SSMR3GetBool(pSSM, &pGstCtx->hwvirt.fGif);
3023	}
3024	}
3025	if (uVersion >= CPUM_SAVED_STATE_VERSION_HWVIRT_VMX)
3026	{
3027	if (pVM->cpum.s.GuestFeatures.fVmx)
3028	{
3029	SSMR3GetGCPhys(pSSM, &pGstCtx->hwvirt.vmx.GCPhysVmxon);
3030	SSMR3GetGCPhys(pSSM, &pGstCtx->hwvirt.vmx.GCPhysVmcs);
3031	SSMR3GetGCPhys(pSSM, &pGstCtx->hwvirt.vmx.GCPhysShadowVmcs);
3032	SSMR3GetBool(pSSM, &pGstCtx->hwvirt.vmx.fInVmxRootMode);
3033	SSMR3GetBool(pSSM, &pGstCtx->hwvirt.vmx.fInVmxNonRootMode);
3034	SSMR3GetBool(pSSM, &pGstCtx->hwvirt.vmx.fInterceptEvents);
3035	SSMR3GetBool(pSSM, &pGstCtx->hwvirt.vmx.fNmiUnblockingIret);
3036	SSMR3GetStructEx(pSSM, &pGstCtx->hwvirt.vmx.Vmcs, sizeof(pGstCtx->hwvirt.vmx.Vmcs),
3037	0, g_aVmxHwvirtVmcs, NULL);
3038	SSMR3GetStructEx(pSSM, &pGstCtx->hwvirt.vmx.ShadowVmcs, sizeof(pGstCtx->hwvirt.vmx.ShadowVmcs),
3039	0, g_aVmxHwvirtVmcs, NULL);
3040	SSMR3GetMem(pSSM, &pGstCtx->hwvirt.vmx.abVmreadBitmap[0], sizeof(pGstCtx->hwvirt.vmx.abVmreadBitmap));
3041	SSMR3GetMem(pSSM, &pGstCtx->hwvirt.vmx.abVmwriteBitmap[0], sizeof(pGstCtx->hwvirt.vmx.abVmwriteBitmap));
3042	SSMR3GetMem(pSSM, &pGstCtx->hwvirt.vmx.aEntryMsrLoadArea[0], sizeof(pGstCtx->hwvirt.vmx.aEntryMsrLoadArea));
3043	SSMR3GetMem(pSSM, &pGstCtx->hwvirt.vmx.aExitMsrStoreArea[0], sizeof(pGstCtx->hwvirt.vmx.aExitMsrStoreArea));
3044	SSMR3GetMem(pSSM, &pGstCtx->hwvirt.vmx.aExitMsrLoadArea[0], sizeof(pGstCtx->hwvirt.vmx.aExitMsrLoadArea));
3045	SSMR3GetMem(pSSM, &pGstCtx->hwvirt.vmx.abMsrBitmap[0], sizeof(pGstCtx->hwvirt.vmx.abMsrBitmap));
3046	SSMR3GetMem(pSSM, &pGstCtx->hwvirt.vmx.abIoBitmap[0], sizeof(pGstCtx->hwvirt.vmx.abIoBitmap));
3047	SSMR3GetU64(pSSM, &pGstCtx->hwvirt.vmx.uFirstPauseLoopTick);
3048	SSMR3GetU64(pSSM, &pGstCtx->hwvirt.vmx.uPrevPauseTick);
3049	SSMR3GetU64(pSSM, &pGstCtx->hwvirt.vmx.uEntryTick);
3050	SSMR3GetU16(pSSM, &pGstCtx->hwvirt.vmx.offVirtApicWrite);
3051	SSMR3GetBool(pSSM, &pGstCtx->hwvirt.vmx.fVirtNmiBlocking);
3052	SSMR3Skip(pSSM, sizeof(uint64_t)); /* Unused - used to be IA32_FEATURE_CONTROL, see @bugref{10106}. */
3053	SSMR3GetU64(pSSM, &pGstCtx->hwvirt.vmx.Msrs.u64Basic);
3054	SSMR3GetU64(pSSM, &pGstCtx->hwvirt.vmx.Msrs.PinCtls.u);
3055	SSMR3GetU64(pSSM, &pGstCtx->hwvirt.vmx.Msrs.ProcCtls.u);
3056	SSMR3GetU64(pSSM, &pGstCtx->hwvirt.vmx.Msrs.ProcCtls2.u);
3057	SSMR3GetU64(pSSM, &pGstCtx->hwvirt.vmx.Msrs.ExitCtls.u);
3058	SSMR3GetU64(pSSM, &pGstCtx->hwvirt.vmx.Msrs.EntryCtls.u);
3059	SSMR3GetU64(pSSM, &pGstCtx->hwvirt.vmx.Msrs.TruePinCtls.u);
3060	SSMR3GetU64(pSSM, &pGstCtx->hwvirt.vmx.Msrs.TrueProcCtls.u);
3061	SSMR3GetU64(pSSM, &pGstCtx->hwvirt.vmx.Msrs.TrueEntryCtls.u);
3062	SSMR3GetU64(pSSM, &pGstCtx->hwvirt.vmx.Msrs.TrueExitCtls.u);
3063	SSMR3GetU64(pSSM, &pGstCtx->hwvirt.vmx.Msrs.u64Misc);
3064	SSMR3GetU64(pSSM, &pGstCtx->hwvirt.vmx.Msrs.u64Cr0Fixed0);
3065	SSMR3GetU64(pSSM, &pGstCtx->hwvirt.vmx.Msrs.u64Cr0Fixed1);
3066	SSMR3GetU64(pSSM, &pGstCtx->hwvirt.vmx.Msrs.u64Cr4Fixed0);
3067	SSMR3GetU64(pSSM, &pGstCtx->hwvirt.vmx.Msrs.u64Cr4Fixed1);
3068	SSMR3GetU64(pSSM, &pGstCtx->hwvirt.vmx.Msrs.u64VmcsEnum);
3069	SSMR3GetU64(pSSM, &pGstCtx->hwvirt.vmx.Msrs.u64VmFunc);
3070	SSMR3GetU64(pSSM, &pGstCtx->hwvirt.vmx.Msrs.u64EptVpidCaps);
3071	if (uVersion >= CPUM_SAVED_STATE_VERSION_HWVIRT_VMX_2)
3072	SSMR3GetU64(pSSM, &pGstCtx->hwvirt.vmx.Msrs.u64ProcCtls3);
3073	if (uVersion >= CPUM_SAVED_STATE_VERSION_HWVIRT_VMX_3)
3074	SSMR3GetU64(pSSM, &pGstCtx->hwvirt.vmx.Msrs.u64ExitCtls2);
3075	}
3076	}
3077	}
3078	else
3079	{
3080	/*
3081	* Pre XSAVE saved state.
3082	*/
3083	SSMR3GetStructEx(pSSM, &pGstCtx->XState.x87, sizeof(pGstCtx->XState.x87),
3084	fLoad \| SSMSTRUCT_FLAGS_NO_TAIL_MARKER, paCpumCtx1Fields, NULL);
3085	SSMR3GetStructEx(pSSM, pGstCtx, sizeof(*pGstCtx), fLoad \| SSMSTRUCT_FLAGS_NO_LEAD_MARKER, paCpumCtx2Fields, NULL);
3086	}
3087
3088	/*
3089	* Restore a couple of flags and the MSRs.
3090	*/
3091	uint32_t fIgnoredUsedFlags = 0;
3092	rc = SSMR3GetU32(pSSM, &fIgnoredUsedFlags); /* we're recalc the two relevant flags after loading state. */
3093	AssertRCReturn(rc, rc);
3094	SSMR3GetU32(pSSM, &pVCpu->cpum.s.fChanged);
3095
3096	rc = VINF_SUCCESS;
3097	if (uVersion > CPUM_SAVED_STATE_VERSION_NO_MSR_SIZE)
3098	rc = SSMR3GetMem(pSSM, &pVCpu->cpum.s.GuestMsrs.au64[0], cbMsrs);
3099	else if (uVersion >= CPUM_SAVED_STATE_VERSION_VER3_0)
3100	{
3101	SSMR3GetMem(pSSM, &pVCpu->cpum.s.GuestMsrs.au64[0], 2 * sizeof(uint64_t)); /* Restore two MSRs. */
3102	rc = SSMR3Skip(pSSM, 62 * sizeof(uint64_t));
3103	}
3104	AssertRCReturn(rc, rc);
3105
3106	/* Deal with the reusing of reserved RFLAGS bits. */
3107	pGstCtx->rflags.uBoth \|= pVM->cpum.s.fReservedRFlagsCookie;
3108
3109	/* REM and other may have cleared must-be-one fields in DR6 and
3110	DR7, fix these. */
3111	pGstCtx->dr[6] &= ~(X86_DR6_RAZ_MASK \| X86_DR6_MBZ_MASK);
3112	pGstCtx->dr[6] \|= X86_DR6_RA1_MASK;
3113	pGstCtx->dr[7] &= ~(X86_DR7_RAZ_MASK \| X86_DR7_MBZ_MASK);
3114	pGstCtx->dr[7] \|= X86_DR7_RA1_MASK;
3115	}
3116
3117	/* Older states does not have the internal selector register flags
3118	and valid selector value. Supply those. */
3119	if (uVersion <= CPUM_SAVED_STATE_VERSION_MEM)
3120	{
3121	for (VMCPUID idCpu = 0; idCpu < pVM->cCpus; idCpu++)
3122	{
3123	PVMCPU pVCpu = pVM->apCpusR3[idCpu];
3124	bool const fValid = true /!VM_IS_RAW_MODE_ENABLED(pVM)/
3125	\|\| ( uVersion > CPUM_SAVED_STATE_VERSION_VER3_2
3126	&& !(pVCpu->cpum.s.fChanged & CPUM_CHANGED_HIDDEN_SEL_REGS_INVALID));
3127	PCPUMSELREG paSelReg = CPUMCTX_FIRST_SREG(&pVCpu->cpum.s.Guest);
3128	if (fValid)
3129	{
3130	for (uint32_t iSelReg = 0; iSelReg < X86_SREG_COUNT; iSelReg++)
3131	{
3132	paSelReg[iSelReg].fFlags = CPUMSELREG_FLAGS_VALID;
3133	paSelReg[iSelReg].ValidSel = paSelReg[iSelReg].Sel;
3134	}
3135
3136	pVCpu->cpum.s.Guest.ldtr.fFlags = CPUMSELREG_FLAGS_VALID;
3137	pVCpu->cpum.s.Guest.ldtr.ValidSel = pVCpu->cpum.s.Guest.ldtr.Sel;
3138	}
3139	else
3140	{
3141	for (uint32_t iSelReg = 0; iSelReg < X86_SREG_COUNT; iSelReg++)
3142	{
3143	paSelReg[iSelReg].fFlags = 0;
3144	paSelReg[iSelReg].ValidSel = 0;
3145	}
3146
3147	/* This might not be 104% correct, but I think it's close
3148	enough for all practical purposes... (REM always loaded
3149	LDTR registers.) */
3150	pVCpu->cpum.s.Guest.ldtr.fFlags = CPUMSELREG_FLAGS_VALID;
3151	pVCpu->cpum.s.Guest.ldtr.ValidSel = pVCpu->cpum.s.Guest.ldtr.Sel;
3152	}
3153	pVCpu->cpum.s.Guest.tr.fFlags = CPUMSELREG_FLAGS_VALID;
3154	pVCpu->cpum.s.Guest.tr.ValidSel = pVCpu->cpum.s.Guest.tr.Sel;
3155	}
3156	}
3157
3158	/* Clear CPUM_CHANGED_HIDDEN_SEL_REGS_INVALID. */
3159	if ( uVersion > CPUM_SAVED_STATE_VERSION_VER3_2
3160	&& uVersion <= CPUM_SAVED_STATE_VERSION_MEM)
3161	for (VMCPUID idCpu = 0; idCpu < pVM->cCpus; idCpu++)
3162	{
3163	PVMCPU pVCpu = pVM->apCpusR3[idCpu];
3164	pVCpu->cpum.s.fChanged &= CPUM_CHANGED_HIDDEN_SEL_REGS_INVALID;
3165	}
3166
3167	/*
3168	* A quick sanity check.
3169	*/
3170	for (VMCPUID idCpu = 0; idCpu < pVM->cCpus; idCpu++)
3171	{
3172	PVMCPU pVCpu = pVM->apCpusR3[idCpu];
3173	AssertLogRelReturn(!(pVCpu->cpum.s.Guest.es.fFlags & ~CPUMSELREG_FLAGS_VALID_MASK), VERR_SSM_UNEXPECTED_DATA);
3174	AssertLogRelReturn(!(pVCpu->cpum.s.Guest.cs.fFlags & ~CPUMSELREG_FLAGS_VALID_MASK), VERR_SSM_UNEXPECTED_DATA);
3175	AssertLogRelReturn(!(pVCpu->cpum.s.Guest.ss.fFlags & ~CPUMSELREG_FLAGS_VALID_MASK), VERR_SSM_UNEXPECTED_DATA);
3176	AssertLogRelReturn(!(pVCpu->cpum.s.Guest.ds.fFlags & ~CPUMSELREG_FLAGS_VALID_MASK), VERR_SSM_UNEXPECTED_DATA);
3177	AssertLogRelReturn(!(pVCpu->cpum.s.Guest.fs.fFlags & ~CPUMSELREG_FLAGS_VALID_MASK), VERR_SSM_UNEXPECTED_DATA);
3178	AssertLogRelReturn(!(pVCpu->cpum.s.Guest.gs.fFlags & ~CPUMSELREG_FLAGS_VALID_MASK), VERR_SSM_UNEXPECTED_DATA);
3179	}
3180	}
3181
3182	pVM->cpum.s.fPendingRestore = false;
3183
3184	/*
3185	* Guest CPUIDs (and VMX MSR features).
3186	*/
3187	if (uVersion >= CPUM_SAVED_STATE_VERSION_VER3_2)
3188	{
3189	CPUMMSRS GuestMsrs;
3190	RT_ZERO(GuestMsrs);
3191
3192	CPUMFEATURES BaseFeatures;
3193	bool const fVmxGstFeat = pVM->cpum.s.GuestFeatures.fVmx;
3194	if (fVmxGstFeat)
3195	{
3196	/*
3197	* At this point the MSRs in the guest CPU-context are loaded with the guest VMX MSRs from the saved state.
3198	* However the VMX sub-features have not been exploded yet. So cache the base (host derived) VMX features
3199	* here so we can compare them for compatibility after exploding guest features.
3200	*/
3201	BaseFeatures = pVM->cpum.s.GuestFeatures;
3202
3203	/* Use the VMX MSR features from the saved state while exploding guest features. */
3204	GuestMsrs.hwvirt.vmx = pVM->apCpusR3[0]->cpum.s.Guest.hwvirt.vmx.Msrs;
3205	}
3206
3207	/* Load CPUID and explode guest features. */
3208	rc = cpumR3LoadCpuId(pVM, pSSM, uVersion, &GuestMsrs);
3209	if (fVmxGstFeat)
3210	{
3211	/*
3212	* Check if the exploded VMX features from the saved state are compatible with the host-derived features
3213	* we cached earlier (above). The is required if we use hardware-assisted nested-guest execution with
3214	* VMX features presented to the guest.
3215	*/
3216	bool const fIsCompat = cpumR3AreVmxCpuFeaturesCompatible(pVM, &BaseFeatures, &pVM->cpum.s.GuestFeatures);
3217	if (!fIsCompat)
3218	return VERR_CPUM_INVALID_HWVIRT_FEAT_COMBO;
3219	}
3220	return rc;
3221	}
3222	return cpumR3LoadCpuIdPre32(pVM, pSSM, uVersion);
3223	}
3224
3225
3226	/**
3227	* @callback_method_impl{FNSSMINTLOADDONE}
3228	*/
3229	static DECLCALLBACK(int) cpumR3LoadDone(PVM pVM, PSSMHANDLE pSSM)
3230	{
3231	if (RT_FAILURE(SSMR3HandleGetStatus(pSSM)))
3232	return VINF_SUCCESS;
3233
3234	/* just check this since we can. / /* @todo Add a SSM unit flag for indicating that it's mandatory during a restore. */
3235	if (pVM->cpum.s.fPendingRestore)
3236	{
3237	LogRel(("CPUM: Missing state!\n"));
3238	return VERR_INTERNAL_ERROR_2;
3239	}
3240
3241	bool const fSupportsLongMode = VMR3IsLongModeAllowed(pVM);
3242	for (VMCPUID idCpu = 0; idCpu < pVM->cCpus; idCpu++)
3243	{
3244	PVMCPU pVCpu = pVM->apCpusR3[idCpu];
3245
3246	/* Notify PGM of the NXE states in case they've changed. */
3247	PGMNotifyNxeChanged(pVCpu, RT_BOOL(pVCpu->cpum.s.Guest.msrEFER & MSR_K6_EFER_NXE));
3248
3249	/* During init. this is done in CPUMR3InitCompleted(). */
3250	if (fSupportsLongMode)
3251	pVCpu->cpum.s.fUseFlags \|= CPUM_USE_SUPPORTS_LONGMODE;
3252
3253	/* Recalc the CPUM_USE_DEBUG_REGS_HYPER value. */
3254	CPUMRecalcHyperDRx(pVCpu, UINT8_MAX);
3255	}
3256	return VINF_SUCCESS;
3257	}
3258
3259
3260	/**
3261	* Checks if the CPUM state restore is still pending.
3262	*
3263	* @returns true / false.
3264	* @param pVM The cross context VM structure.
3265	*/
3266	VMMDECL(bool) CPUMR3IsStateRestorePending(PVM pVM)
3267	{
3268	return pVM->cpum.s.fPendingRestore;
3269	}
3270
3271
3272	/**
3273	* Gets the variable-range MTRR physical address mask given an address range.
3274	*
3275	* @returns The MTRR physical address mask.
3276	* @param pVM The cross context VM structure.
3277	* @param GCPhysFirst The first guest-physical address of the memory range
3278	* (inclusive).
3279	* @param GCPhysLast The last guest-physical address of the memory range
3280	* (inclusive).
3281	*/
3282	static uint64_t cpumR3GetVarMtrrMask(PVM pVM, RTGCPHYS GCPhysFirst, RTGCPHYS GCPhysLast)
3283	{
3284	RTGCPHYS const GCPhysLength = GCPhysLast - GCPhysFirst;
3285	uint64_t const fInvPhysMask = ~(RT_BIT_64(pVM->cpum.s.GuestFeatures.cMaxPhysAddrWidth) - 1U);
3286	RTGCPHYS const GCPhysMask = (~(GCPhysLength - 1) & ~fInvPhysMask) & X86_PAGE_BASE_MASK;
3287	#ifdef VBOX_STRICT
3288	AssertMsg(GCPhysLast == ((GCPhysFirst \| ~GCPhysMask) & ~fInvPhysMask),
3289	("last=%RGp first=%RGp mask=%RGp inv_mask=%RGp\n", GCPhysLast, GCPhysFirst, GCPhysMask, fInvPhysMask));
3290	AssertMsg(((GCPhysLast & GCPhysMask) == (GCPhysFirst & GCPhysMask)),
3291	("last=%RGp first=%RGp mask=%RGp inv_mask=%RGp\n", GCPhysLast, GCPhysFirst, GCPhysMask, fInvPhysMask));
3292	AssertMsg(((GCPhysLast + 1) & GCPhysMask) != (GCPhysFirst & GCPhysMask),
3293	("last=%RGp first=%RGp mask=%RGp inv_mask=%RGp\n", GCPhysLast, GCPhysFirst, GCPhysMask, fInvPhysMask));
3294
3295	uint64_t const cbRange = GCPhysLast - GCPhysFirst + 1;
3296	AssertMsg(cbRange >= _4K, ("last=%RGp first=%RGp mask=%RGp inv_mask=%RGp cb=%RU64\n",
3297	GCPhysLast, GCPhysFirst, GCPhysMask, fInvPhysMask, cbRange));
3298	AssertMsg(RT_IS_POWER_OF_TWO(cbRange), ("last=%RGp first=%RGp mask=%RGp inv_mask=%RGp cb=%RU64\n",
3299	GCPhysLast, GCPhysFirst, GCPhysMask, fInvPhysMask, cbRange));
3300	AssertMsg(GCPhysFirst == 0 \|\| cbRange <= GCPhysFirst, ("last=%RGp first=%RGp mask=%RGp inv_mask=%RGp cb=%RU64\n",
3301	GCPhysLast, GCPhysFirst, GCPhysMask, fInvPhysMask, cbRange));
3302	#endif
3303	return GCPhysMask;
3304	}
3305
3306
3307	/**
3308	* Gets the first and last guest-physical address for the given variable-range
3309	* MTRR.
3310	*
3311	* @param pVM The cross context VM structure.
3312	* @param pMtrrVar The variable-range MTRR.
3313	* @param pGCPhysFirst Where to store the first guest-physical address of the
3314	* memory range (inclusive).
3315	* @param pGCPhysLast Where to store the last guest-physical address of the
3316	* memory range (inclusive).
3317	*/
3318	static void cpumR3GetVarMtrrAddrs(PVM pVM, PCX86MTRRVAR pMtrrVar, PRTGCPHYS pGCPhysFirst, PRTGCPHYS pGCPhysLast)
3319	{
3320	Assert(pMtrrVar);
3321	Assert(pGCPhysFirst);
3322	Assert(pGCPhysLast);
3323	uint64_t const fInvPhysMask = ~(RT_BIT_64(pVM->cpum.s.GuestFeatures.cMaxPhysAddrWidth) - 1U);
3324	RTGCPHYS const GCPhysMask = pMtrrVar->MtrrPhysMask & X86_PAGE_BASE_MASK;
3325	RTGCPHYS const GCPhysFirst = pMtrrVar->MtrrPhysBase & X86_PAGE_BASE_MASK;
3326	RTGCPHYS const GCPhysLast = (GCPhysFirst \| ~GCPhysMask) & ~fInvPhysMask;
3327	Assert((GCPhysLast & GCPhysMask) == (GCPhysFirst & GCPhysMask));
3328	Assert(((GCPhysLast + 1) & GCPhysMask) != (GCPhysFirst & GCPhysMask));
3329	*pGCPhysFirst = GCPhysFirst;
3330	*pGCPhysLast = GCPhysLast;
3331	}
3332
3333
3334	/**
3335	* Gets the previous power of two for a given value.
3336	*
3337	* @returns Previous power of two.
3338	* @param uVal The value (must not be zero).
3339	*/
3340	static uint64_t cpumR3GetPrevPowerOfTwo(uint64_t uVal)
3341	{
3342	Assert(uVal > 1);
3343	uint8_t const cBits = sizeof(uVal) << 3;
3344	return RT_BIT_64(cBits - 1 - ASMCountLeadingZerosU64(uVal));
3345	}
3346
3347
3348	/**
3349	* Gets the next power of two for a given value.
3350	*
3351	* @returns Next power of two.
3352	* @param uVal The value (must not be zero).
3353	*/
3354	static uint64_t cpumR3GetNextPowerOfTwo(uint64_t uVal)
3355	{
3356	Assert(uVal > 1);
3357	uint8_t const cBits = sizeof(uVal) << 3;
3358	return RT_BIT_64(cBits - ASMCountLeadingZerosU64(uVal));
3359	}
3360
3361
3362	/**
3363	* Gets the MTRR memory type description.
3364	*
3365	* @returns The MTRR memory type description.
3366	* @param fType The MTRR memory type.
3367	*/
3368	static const char *cpumR3GetVarMtrrMemType(uint8_t fType)
3369	{
3370	switch (fType)
3371	{
3372	case X86_MTRR_MT_UC: return "UC";
3373	case X86_MTRR_MT_WC: return "WC";
3374	case X86_MTRR_MT_WT: return "WT";
3375	case X86_MTRR_MT_WP: return "WP";
3376	case X86_MTRR_MT_WB: return "WB";
3377	default: return "--";
3378	}
3379	}
3380
3381
3382	/**
3383	* Adds a memory region to the given MTRR map.
3384	*
3385	* @returns VBox status code.
3386	* @retval VINF_SUCCESS when the map could accommodate a memory region being
3387	* added.
3388	* @retval VERR_OUT_OF_RESOURCES when the map ran out of room while adding the
3389	* memory region.
3390	*
3391	* @param pVM The cross context VM structure.
3392	* @param pMtrrMap The variable-range MTRR map to add to.
3393	* @param GCPhysFirst The first guest-physical address in the memory region.
3394	* @param GCPhysLast The last guest-physical address in the memory region.
3395	* @param fType The MTRR memory type of the memory region being added.
3396	*/
3397	static int cpumR3MtrrMapAddRegion(PVM pVM, PCPUMMTRRMAP pMtrrMap, RTGCPHYS GCPhysFirst, RTGCPHYS GCPhysLast, uint8_t fType)
3398	{
3399	Assert(fType < 7 && fType != 2 && fType != 3);
3400	if (pMtrrMap->idxMtrr < pMtrrMap->cMtrrs)
3401	{
3402	/*
3403	* We must ensure the physical-address does not exceed the maximum guest-physical address width.
3404	* Otherwise, the MTRR physical mask computation gets totally busted rather than returning 0 to
3405	* indicate such mapping is impossible.
3406	*/
3407	RTGCPHYS const GCPhysLastMax = RT_BIT_64(pVM->cpum.s.GuestFeatures.cMaxPhysAddrWidth) - 1U;
3408	if (GCPhysLast <= GCPhysLastMax)
3409	{
3410	pMtrrMap->aMtrrs[pMtrrMap->idxMtrr].MtrrPhysBase = GCPhysFirst \| fType;
3411	pMtrrMap->aMtrrs[pMtrrMap->idxMtrr].MtrrPhysMask = cpumR3GetVarMtrrMask(pVM, GCPhysFirst, GCPhysLast)
3412	\| MSR_IA32_MTRR_PHYSMASK_VALID;
3413	++pMtrrMap->idxMtrr;
3414
3415	uint64_t const cbRange = GCPhysLast - GCPhysFirst + 1;
3416	if (fType != X86_MTRR_MT_UC)
3417	pMtrrMap->cbMapped += cbRange;
3418	else
3419	{
3420	Assert(pMtrrMap->cbMapped >= cbRange);
3421	pMtrrMap->cbMapped -= cbRange;
3422	}
3423	return VINF_SUCCESS;
3424	}
3425	}
3426	return VERR_OUT_OF_RESOURCES;
3427	}
3428
3429
3430	/**
3431	* Adds an MTRR to the given MTRR map.
3432	*
3433	* @returns VBox status code.
3434	* @retval VINF_SUCCESS when the map could accommodate the MTRR being added.
3435	* @retval VERR_OUT_OF_RESOURCES when the map ran out of room while adding the
3436	* MTRR.
3437	*
3438	* @param pVM The cross context VM structure.
3439	* @param pMtrrMap The variable-range MTRR map to add to.
3440	* @param pVarMtrr The variable-range MTRR to add from.
3441	*/
3442	static int cpumR3MtrrMapAddMtrr(PVM pVM, PCPUMMTRRMAP pMtrrMap, PCX86MTRRVAR pVarMtrr)
3443	{
3444	RTGCPHYS GCPhysFirst;
3445	RTGCPHYS GCPhysLast;
3446	cpumR3GetVarMtrrAddrs(pVM, pVarMtrr, &GCPhysFirst, &GCPhysLast);
3447	uint8_t const fType = pVarMtrr->MtrrPhysBase & MSR_IA32_MTRR_PHYSBASE_MT_MASK;
3448	return cpumR3MtrrMapAddRegion(pVM, pMtrrMap, GCPhysFirst, GCPhysLast, fType);
3449	}
3450
3451
3452	/**
3453	* Adds a source MTRR map to the given destination MTRR map.
3454	*
3455	* @returns VBox status code.
3456	* @retval VINF_SUCCESS when the map could fully accommodate the map being added.
3457	* @retval VERR_OUT_OF_RESOURCES when the map ran out of room while adding the
3458	* specified map.
3459	*
3460	* @param pVM The cross context VM structure.
3461	* @param pMtrrMapDst The variable-range MTRR map to add to (destination).
3462	* @param pMtrrMapSrc The variable-range MTRR map to add from (source).
3463	*/
3464	static int cpumR3MtrrMapAddMap(PVM pVM, PCPUMMTRRMAP pMtrrMapDst, PCCPUMMTRRMAP pMtrrMapSrc)
3465	{
3466	Assert(pMtrrMapDst);
3467	Assert(pMtrrMapSrc);
3468	for (uint8_t i = 0 ; i < pMtrrMapSrc->idxMtrr; i++)
3469	{
3470	int const rc = cpumR3MtrrMapAddMtrr(pVM, pMtrrMapDst, &pMtrrMapSrc->aMtrrs[i]);
3471	if (RT_FAILURE(rc))
3472	return rc;
3473	}
3474	return VINF_SUCCESS;
3475	}
3476
3477
3478	/**
3479	* Maps memory using an additive method using variable-range MTRRs.
3480	*
3481	* The additive method fits as many valid MTRR WB (write-back) sub-regions to map
3482	* the specified memory size. For instance, 3584 MB is mapped as 2048 MB, 1024 MB
3483	* and 512 MB of WB memory, requiring 3 MTRRs.
3484	*
3485	* @returns VBox status code.
3486	* @retval VINF_SUCCESS when the requested memory could be fully mapped within the
3487	* given number of MTRRs.
3488	* @retval VERR_OUT_OF_RESOURCES when the requested memory could not be fully
3489	* mapped within the given number of MTRRs.
3490	*
3491	* @param pVM The cross context VM structure.
3492	* @param GCPhysRegionFirst The guest-physical address in the region being
3493	* mapped.
3494	* @param cb The number of bytes being mapped.
3495	* @param pMtrrMap The variable-range MTRR map to populate.
3496	*/
3497	static int cpumR3MapMtrrsAdditive(PVM pVM, RTGCPHYS GCPhysRegionFirst, uint64_t cb, PCPUMMTRRMAP pMtrrMap)
3498	{
3499	Assert(pMtrrMap);
3500	Assert(pMtrrMap->cMtrrs > 1);
3501	Assert(cb >= _4K);
3502	Assert(!(GCPhysRegionFirst & X86_PAGE_4K_OFFSET_MASK));
3503
3504	uint64_t cbLeft = cb;
3505	uint64_t offRegion = GCPhysRegionFirst;
3506	while (cbLeft > 0)
3507	{
3508	uint64_t const cbRegion = !RT_IS_POWER_OF_TWO(cbLeft) ? cpumR3GetPrevPowerOfTwo(cbLeft) : cbLeft;
3509
3510	Log3(("CPUM: MTRR: Add[%u]: %' Rhcb (%RU64 bytes)\n", pMtrrMap->idxMtrr, cbRegion, cbRegion));
3511	int const rc = cpumR3MtrrMapAddRegion(pVM, pMtrrMap, offRegion, offRegion + cbRegion - 1, X86_MTRR_MT_WB);
3512	if (RT_FAILURE(rc))
3513	return rc;
3514
3515	cbLeft -= RT_MIN(cbRegion, cbLeft);
3516	offRegion += cbRegion;
3517	}
3518	return VINF_SUCCESS;
3519	}
3520
3521
3522	/**
3523	* Maps memory using a subtractive method using variable-range MTRRs.
3524	*
3525	* The subtractive method rounds up the memory region using WB (write-back) memory
3526	* type and then "subtracts" sub-regions using UC (uncacheable) memory type. For
3527	* instance, 3584 MB is mapped as 4096 MB of WB minus 512 MB of UC, requiring 2
3528	* MTRRs.
3529	*
3530	* @returns VBox status code.
3531	* @retval VINF_SUCCESS when the requested memory could be fully mapped within the
3532	* given number of MTRRs.
3533	* @retval VERR_OUT_OF_RESOURCES when the requested memory could not be fully
3534	* mapped within the given number of MTRRs.
3535	*
3536	* @param pVM The cross context VM structure.
3537	* @param GCPhysRegionFirst The guest-physical address in the region being
3538	* mapped.
3539	* @param cb The number of bytes being mapped.
3540	* @param pMtrrMap The variable-range MTRR map to populate.
3541	*/
3542	static int cpumR3MapMtrrsSubtractive(PVM pVM, RTGCPHYS GCPhysRegionFirst, uint64_t cb, PCPUMMTRRMAP pMtrrMap)
3543	{
3544	Assert(pMtrrMap);
3545	Assert(pMtrrMap->cMtrrs > 1);
3546	Assert(cb >= _4K);
3547	Assert(!(GCPhysRegionFirst & X86_PAGE_4K_OFFSET_MASK));
3548
3549	uint64_t const cbRegion = !RT_IS_POWER_OF_TWO(cb) ? cpumR3GetNextPowerOfTwo(cb) : cb;
3550	Assert(cbRegion >= cb);
3551
3552	Log3(("CPUM: MTRR: Sub[%u]: %' Rhcb (%RU64 bytes) [WB]\n", pMtrrMap->idxMtrr, cbRegion, cbRegion));
3553	int rc = cpumR3MtrrMapAddRegion(pVM, pMtrrMap, GCPhysRegionFirst, GCPhysRegionFirst + cbRegion - 1, X86_MTRR_MT_WB);
3554	if (RT_FAILURE(rc))
3555	return rc;
3556
3557	uint64_t cbLeft = cbRegion - cb;
3558	RTGCPHYS offRegion = GCPhysRegionFirst + cbRegion;
3559	while (cbLeft > 0)
3560	{
3561	uint64_t const cbSubRegion = cpumR3GetPrevPowerOfTwo(cbLeft);
3562
3563	Log3(("CPUM: MTRR: Sub[%u]: %' Rhcb (%RU64 bytes) [UC]\n", pMtrrMap->idxMtrr, cbSubRegion, cbSubRegion));
3564	rc = cpumR3MtrrMapAddRegion(pVM, pMtrrMap, offRegion - cbSubRegion, offRegion - 1, X86_MTRR_MT_UC);
3565	if (RT_FAILURE(rc))
3566	return rc;
3567
3568	cbLeft -= RT_MIN(cbSubRegion, cbLeft);
3569	offRegion -= cbSubRegion;
3570	}
3571	return rc;
3572	}
3573
3574
3575	/**
3576	* Optimally maps RAM when it's not necessarily aligned to a power of two using
3577	* variable-range MTRRs.
3578	*
3579	* @returns VBox status code.
3580	* @retval VINF_SUCCESS when the requested memory could be fully mapped within the
3581	* given number of MTRRs.
3582	* @retval VERR_OUT_OF_RESOURCES when the requested memory could not be fully
3583	* mapped within the given number of MTRRs.
3584	*
3585	* @param pVM The cross context VM structure.
3586	* @param GCPhysRegionFirst The guest-physical address in the region being
3587	* mapped.
3588	* @param cb The number of bytes being mapped.
3589	* @param pMtrrMap The variable-range MTRR map to populate.
3590	*/
3591	static int cpumR3MapMtrrsOptimal(PVM pVM, RTGCPHYS GCPhysRegionFirst, uint64_t cb, PCPUMMTRRMAP pMtrrMap)
3592	{
3593	Assert(pMtrrMap);
3594	Assert(pMtrrMap->cMtrrs > 1);
3595	Assert(cb >= _4K);
3596	Assert(!(GCPhysRegionFirst & X86_PAGE_4K_OFFSET_MASK));
3597
3598	/*
3599	* Additive method.
3600	*/
3601	CPUMMTRRMAP MtrrMapAdd;
3602	RT_ZERO(MtrrMapAdd);
3603	MtrrMapAdd.cMtrrs = pMtrrMap->cMtrrs;
3604	MtrrMapAdd.cbToMap = cb;
3605	int rcAdd;
3606	{
3607	rcAdd = cpumR3MapMtrrsAdditive(pVM, GCPhysRegionFirst, cb, &MtrrMapAdd);
3608	if (RT_SUCCESS(rcAdd))
3609	{
3610	Assert(MtrrMapAdd.idxMtrr > 0);
3611	Assert(MtrrMapAdd.idxMtrr <= MtrrMapAdd.cMtrrs);
3612	Assert(MtrrMapAdd.cbMapped == MtrrMapAdd.cbToMap);
3613	Log3(("CPUM: MTRR: Mapped %u regions using additive method\n", MtrrMapAdd.idxMtrr));
3614
3615	/*
3616	* If we were able to map memory using 2 or fewer MTRRs, don't bother with trying
3617	* to map using the subtractive method as that requires at least 2 MTRRs anyway.
3618	*/
3619	if (MtrrMapAdd.idxMtrr <= 2)
3620	return cpumR3MtrrMapAddMap(pVM, pMtrrMap, &MtrrMapAdd);
3621	}
3622	else
3623	Log3(("CPUM: MTRR: Partially mapped %u regions using additive method\n", MtrrMapAdd.idxMtrr));
3624	}
3625
3626	/*
3627	* Subtractive method.
3628	*/
3629	CPUMMTRRMAP MtrrMapSub;
3630	RT_ZERO(MtrrMapSub);
3631	MtrrMapSub.cMtrrs = pMtrrMap->cMtrrs;
3632	MtrrMapSub.cbToMap = cb;
3633	int rcSub;
3634	{
3635	rcSub = cpumR3MapMtrrsSubtractive(pVM, GCPhysRegionFirst, cb, &MtrrMapSub);
3636	if (RT_SUCCESS(rcSub))
3637	{
3638	Assert(MtrrMapSub.idxMtrr > 0);
3639	Assert(MtrrMapSub.idxMtrr <= MtrrMapSub.cMtrrs);
3640	Assert(MtrrMapSub.cbMapped == MtrrMapSub.cbToMap);
3641	Log3(("CPUM: MTRR: Mapped %u regions using subtractive method\n", MtrrMapSub.idxMtrr));
3642	}
3643	else
3644	Log3(("CPUM: MTRR: Partially mapped %u regions using subtractive method\n", MtrrMapAdd.idxMtrr));
3645	}
3646
3647	/*
3648	* Pick whichever method requires fewer MTRRs to map the memory.
3649	*/
3650	PCCPUMMTRRMAP pMtrrMapOptimal;
3651	if ( RT_SUCCESS(rcAdd)
3652	&& RT_SUCCESS(rcSub))
3653	{
3654	Assert(MtrrMapAdd.cbMapped == MtrrMapSub.cbMapped);
3655	if (MtrrMapSub.idxMtrr < MtrrMapAdd.idxMtrr)
3656	pMtrrMapOptimal = &MtrrMapSub;
3657	else
3658	pMtrrMapOptimal = &MtrrMapAdd;
3659	}
3660	else if (RT_SUCCESS(rcAdd))
3661	pMtrrMapOptimal = &MtrrMapAdd;
3662	else if (RT_SUCCESS(rcSub))
3663	pMtrrMapOptimal = &MtrrMapSub;
3664	else
3665	{
3666	/*
3667	* If both methods fail, use the additive method as it gives partially mapped
3668	* memory as opposed to memory that isn't present.
3669	*/
3670	pMtrrMapOptimal = &MtrrMapAdd;
3671	}
3672
3673	int const rc = cpumR3MtrrMapAddMap(pVM, pMtrrMap, pMtrrMapOptimal);
3674	if ( RT_SUCCESS(rc)
3675	&& pMtrrMapOptimal->cbMapped == pMtrrMapOptimal->cbToMap) /* Required to distinguish full vs overflow state. */
3676	return VINF_SUCCESS;
3677	return VERR_OUT_OF_RESOURCES;
3678	}
3679
3680
3681	/**
3682	* Maps RAM above 4GB using variable-range MTRRs.
3683	*
3684	* @returns VBox status code.
3685	* @retval VINF_SUCCESS when the requested memory could be fully mapped within the
3686	* given number of MTRRs.
3687	* @retval VERR_OUT_OF_RESOURCES when the requested memory could not be fully
3688	* mapped within the given number of MTRRs.
3689	*
3690	* @param pVM The cross context VM structure.
3691	* @param cb The number of bytes above 4GB to map.
3692	* @param pMtrrMap The variable-range MTRR map to populate.
3693	*/
3694	static int cpumR3MapMtrrsAbove4GB(PVM pVM, uint64_t cb, PCPUMMTRRMAP pMtrrMap)
3695	{
3696	Assert(pMtrrMap);
3697	Assert(pMtrrMap->cMtrrs > 1);
3698	Assert(cb >= _4K);
3699
3700	/*
3701	* Map regions at incremental powers of two offsets and sizes.
3702	* Note: We cannot map an 8GB region in a 4GB offset.
3703	*/
3704	uint64_t cbLeft = cb;
3705	uint64_t offRegion = _4G;
3706	while (cbLeft > offRegion)
3707	{
3708	uint64_t const cbRegion = offRegion;
3709
3710	Log3(("CPUM: MTRR: [%u]: %' Rhcb (%RU64 bytes)\n", pMtrrMap->idxMtrr, cbRegion, cbRegion));
3711	int const rc = cpumR3MtrrMapAddRegion(pVM, pMtrrMap, offRegion, offRegion + cbRegion - 1, X86_MTRR_MT_WB);
3712	if (RT_FAILURE(rc))
3713	return rc;
3714
3715	offRegion <<= 1;
3716	cbLeft -= RT_MIN(cbRegion, cbLeft);
3717	}
3718
3719	/*
3720	* Optimally try and map any remaining memory that is smaller than
3721	* the last power of two offset (size) above.
3722	*/
3723	if (cbLeft > 0)
3724	{
3725	Assert(pMtrrMap->cMtrrs - pMtrrMap->idxMtrr > 0);
3726	return cpumR3MapMtrrsOptimal(pVM, offRegion, cbLeft, pMtrrMap);
3727	}
3728	return VINF_SUCCESS;
3729	}
3730
3731
3732	/**
3733	* Maps guest RAM via MTRRs.
3734	*
3735	* @returns VBox status code.
3736	* @param pVM The cross context VM structure.
3737	*/
3738	static int cpumR3MapMtrrs(PVM pVM)
3739	{
3740	/*
3741	* The RAM size configured for the VM does NOT include the RAM hole!
3742	* We cannot make ANY assumptions about the RAM size or the RAM hole size
3743	* of the VM since it is configurable by the user. Hence, we must check for
3744	* atypical sizes.
3745	*/
3746	uint64_t cbRam;
3747	int rc = CFGMR3QueryU64(CFGMR3GetRoot(pVM), "RamSize", &cbRam);
3748	if (RT_FAILURE(rc))
3749	{
3750	LogRel(("CPUM: Cannot map RAM via MTRRs since the RAM size is not configured for the VM\n"));
3751	return VINF_SUCCESS;
3752	}
3753	if (!(cbRam & ~X86_PAGE_4K_BASE_MASK))
3754	{ /* likely */ }
3755	else
3756	{
3757	LogRel(("CPUM: WARNING! RAM size %u bytes is not 4K aligned, using %u bytes\n", cbRam, cbRam & X86_PAGE_4K_BASE_MASK));
3758	cbRam &= X86_PAGE_4K_BASE_MASK;
3759	}
3760
3761	/*
3762	* Map the RAM below 1MB.
3763	*/
3764	if (cbRam >= _1M)
3765	{
3766	for (VMCPUID idCpu = 0; idCpu < pVM->cCpus; idCpu++)
3767	{
3768	PCPUMCTXMSRS pCtxMsrs = &pVM->apCpusR3[idCpu]->cpum.s.GuestMsrs;
3769	pCtxMsrs->msr.MtrrFix64K_00000 = 0x0606060606060606;
3770	pCtxMsrs->msr.MtrrFix16K_80000 = 0x0606060606060606;
3771	pCtxMsrs->msr.MtrrFix16K_A0000 = 0;
3772	pCtxMsrs->msr.MtrrFix4K_C0000 = 0x0505050505050505;
3773	pCtxMsrs->msr.MtrrFix4K_C8000 = 0x0505050505050505;
3774	pCtxMsrs->msr.MtrrFix4K_D0000 = 0x0505050505050505;
3775	pCtxMsrs->msr.MtrrFix4K_D8000 = 0x0505050505050505;
3776	pCtxMsrs->msr.MtrrFix4K_E0000 = 0x0505050505050505;
3777	pCtxMsrs->msr.MtrrFix4K_E8000 = 0x0505050505050505;
3778	pCtxMsrs->msr.MtrrFix4K_F0000 = 0x0505050505050505;
3779	pCtxMsrs->msr.MtrrFix4K_F8000 = 0x0505050505050505;
3780	}
3781	LogRel(("CPUM: Mapped %' Rhcb (%RU64 bytes) of RAM using fixed-range MTRRs\n", _1M, _1M));
3782	}
3783	else
3784	{
3785	LogRel(("CPUM: WARNING! Cannot map RAM via MTRRs since the RAM size is below 1 MiB\n"));
3786	return VINF_SUCCESS;
3787	}
3788
3789	if (cbRam > _1M + _4K)
3790	{ /* likely */ }
3791	else
3792	{
3793	LogRel(("CPUM: WARNING! Cannot map RAM above 1M via MTRRs since the RAM size above 1M is below 4K\n"));
3794	return VINF_SUCCESS;
3795	}
3796
3797	/*
3798	* Check if there is at least 1 MTRR available in addition to MTRRs reserved
3799	* for use by software for mapping guest memory, see @bugref{10498#c34}.
3800	*
3801	* Intel Pentium Pro Processor's BIOS Writers Guide and our EFI code reserves
3802	* 2 MTRRs for use by software and thus we reserve the same here.
3803	*/
3804	uint8_t const cMtrrsMax = pVM->apCpusR3[0]->cpum.s.GuestMsrs.msr.MtrrCap & MSR_IA32_MTRR_CAP_VCNT_MASK;
3805	uint8_t const cMtrrsRsvd = 2;
3806	if (cMtrrsMax < cMtrrsRsvd + 1)
3807	{
3808	LogRel(("CPUM: WARNING! Variable-range MTRRs (%u) insufficient to map RAM since %u of them are reserved for software\n",
3809	cMtrrsMax, cMtrrsRsvd));
3810	return VINF_SUCCESS;
3811	}
3812
3813	CPUMMTRRMAP MtrrMap;
3814	RT_ZERO(MtrrMap);
3815	uint8_t const cMtrrsMappable = cMtrrsMax - cMtrrsRsvd;
3816	Assert(cMtrrsMappable > 0); /* Paranoia. */
3817	AssertLogRelMsgReturn(cMtrrsMappable <= RT_ELEMENTS(MtrrMap.aMtrrs),
3818	("Mappable variable-range MTRRs (%u) exceed MTRRs available (%u)\n", cMtrrsMappable,
3819	RT_ELEMENTS(MtrrMap.aMtrrs)),
3820	VERR_CPUM_IPE_1);
3821	MtrrMap.cMtrrs = cMtrrsMappable;
3822	MtrrMap.cbToMap = cbRam;
3823
3824	/*
3825	* Get the RAM hole size configured for the VM.
3826	* Since MM has already validated it, we only debug assert the same constraints here.
3827	*
3828	* Although it is not required by the MTRR mapping code that the RAM hole size be a
3829	* power of 2, it is highly recommended to keep it this way in order to drastically
3830	* reduce the number of MTRRs used.
3831	*/
3832	uint32_t const cbRamHole = MMR3PhysGet4GBRamHoleSize(pVM);
3833	AssertMsg(cbRamHole <= 4032U * _1M, ("RAM hole size (%RU32 bytes) is too large\n", cbRamHole));
3834	AssertMsg(cbRamHole > 16 * _1M, ("RAM hole size (%RU32 bytes) is too small\n", cbRamHole));
3835	AssertMsg(!(cbRamHole & (_4M - 1)), ("RAM hole size (%RU32 bytes) must be 4MB aligned\n", cbRamHole));
3836
3837	/*
3838	* Paranoia.
3839	* Ensure the maximum physical-address width can accommodate the specified RAM size.
3840	*/
3841	RTGCPHYS const GCPhysEndMax = RT_BIT_64(pVM->cpum.s.GuestFeatures.cMaxPhysAddrWidth);
3842	RTGCPHYS const GCPhysEnd = cbRam + cbRamHole;
3843	if (GCPhysEnd <= GCPhysEndMax)
3844	{ /* likely */ }
3845	else
3846	{
3847	LogRel(("CPUM: WARNING! Cannot fully map RAM of %' Rhcb (%RU64 bytes) as it exceeds maximum physical-address (%#RX64)\n",
3848	GCPhysEnd, GCPhysEnd, GCPhysEndMax - 1));
3849	}
3850
3851	/*
3852	* Map the RAM (and RAM hole) below 4GB.
3853	*/
3854	uint64_t const cbBelow4GB = RT_MIN(cbRam, (uint64_t)_4G - cbRamHole);
3855	rc = cpumR3MapMtrrsOptimal(pVM, 0 /* GCPhysFirst */, cbBelow4GB, &MtrrMap);
3856	if (RT_SUCCESS(rc))
3857	{
3858	Assert(MtrrMap.idxMtrr > 0);
3859	Assert(MtrrMap.idxMtrr <= MtrrMap.cMtrrs);
3860	Assert(MtrrMap.cbMapped == cbBelow4GB);
3861
3862	/*
3863	* Map the RAM above 4GB.
3864	*/
3865	uint64_t const cbAbove4GB = cbRam + cbRamHole > _4G ? cbRam + cbRamHole - _4G : 0;
3866	if (cbAbove4GB)
3867	{
3868	rc = cpumR3MapMtrrsAbove4GB(pVM, cbAbove4GB, &MtrrMap);
3869	if (RT_SUCCESS(rc))
3870	Assert(MtrrMap.cbMapped == MtrrMap.cbToMap);
3871	}
3872	LogRel(("CPUM: Mapped %' Rhcb (%RU64 bytes) of RAM using %u variable-range MTRRs\n", MtrrMap.cbMapped, MtrrMap.cbMapped,
3873	MtrrMap.idxMtrr));
3874	}
3875
3876	/*
3877	* Check if we ran out of MTRRs while mapping the memory.
3878	*/
3879	if (MtrrMap.cbMapped < cbRam)
3880	{
3881	Assert(rc == VERR_OUT_OF_RESOURCES);
3882	Assert(MtrrMap.idxMtrr == cMtrrsMappable);
3883	Assert(MtrrMap.idxMtrr == MtrrMap.cMtrrs);
3884	uint64_t const cbLost = cbRam - MtrrMap.cbMapped;
3885	LogRel(("CPUM: WARNING! Could not map %' Rhcb (%RU64 bytes) of RAM using %u variable-range MTRRs\n", cbLost, cbLost,
3886	MtrrMap.cMtrrs));
3887	}
3888
3889	/*
3890	* Copy mapped MTRRs to all VCPUs.
3891	*/
3892	for (VMCPUID idCpu = 0; idCpu < pVM->cCpus; idCpu++)
3893	{
3894	PCPUMCTXMSRS pCtxMsrs = &pVM->apCpusR3[idCpu]->cpum.s.GuestMsrs;
3895	Assert(sizeof(pCtxMsrs->msr.aMtrrVarMsrs) == sizeof(MtrrMap.aMtrrs));
3896	memcpy(&pCtxMsrs->msr.aMtrrVarMsrs[0], &MtrrMap.aMtrrs[0], sizeof(MtrrMap.aMtrrs));
3897	}
3898
3899	return VINF_SUCCESS;
3900	}
3901
3902
3903	/**
3904	* Formats the EFLAGS value into mnemonics.
3905	*
3906	* @param pszEFlags Where to write the mnemonics. (Assumes sufficient buffer space.)
3907	* @param efl The EFLAGS value with both guest hardware and VBox
3908	* internal bits included.
3909	*/
3910	static void cpumR3InfoFormatFlags(char *pszEFlags, uint32_t efl)
3911	{
3912	/*
3913	* Format the flags.
3914	*/
3915	static const struct
3916	{
3917	const char pszSet; const char pszClear; uint32_t fFlag;
3918	} s_aFlags[] =
3919	{
3920	{ "vip",NULL, X86_EFL_VIP },
3921	{ "vif",NULL, X86_EFL_VIF },
3922	{ "ac", NULL, X86_EFL_AC },
3923	{ "vm", NULL, X86_EFL_VM },
3924	{ "rf", NULL, X86_EFL_RF },
3925	{ "nt", NULL, X86_EFL_NT },
3926	{ "ov", "nv", X86_EFL_OF },
3927	{ "dn", "up", X86_EFL_DF },
3928	{ "ei", "di", X86_EFL_IF },
3929	{ "tf", NULL, X86_EFL_TF },
3930	{ "nt", "pl", X86_EFL_SF },
3931	{ "nz", "zr", X86_EFL_ZF },
3932	{ "ac", "na", X86_EFL_AF },
3933	{ "po", "pe", X86_EFL_PF },
3934	{ "cy", "nc", X86_EFL_CF },
3935	{ "inh-ss", NULL, CPUMCTX_INHIBIT_SHADOW_SS },
3936	{ "inh-sti", NULL, CPUMCTX_INHIBIT_SHADOW_STI },
3937	{ "inh-nmi", NULL, CPUMCTX_INHIBIT_NMI },
3938	};
3939	char *psz = pszEFlags;
3940	for (unsigned i = 0; i < RT_ELEMENTS(s_aFlags); i++)
3941	{
3942	const char *pszAdd = s_aFlags[i].fFlag & efl ? s_aFlags[i].pszSet : s_aFlags[i].pszClear;
3943	if (pszAdd)
3944	{
3945	strcpy(psz, pszAdd);
3946	psz += strlen(pszAdd);
3947	*psz++ = ' ';
3948	}
3949	}
3950	psz[-1] = '\0';
3951	}
3952
3953
3954	/**
3955	* Formats a full register dump.
3956	*
3957	* @param pVM The cross context VM structure.
3958	* @param pVCpu The cross context virtual CPU structure.
3959	* @param pHlp Output functions.
3960	* @param enmType The dump type.
3961	* @param pszPrefix Register name prefix.
3962	*/
3963	static void cpumR3InfoOne(PVM pVM, PCVMCPU pVCpu, PCDBGFINFOHLP pHlp, CPUMDUMPTYPE enmType, const char *pszPrefix)
3964	{
3965	PCCPUMCTX pCtx = &pVCpu->cpum.s.Guest;
3966
3967	/*
3968	* Format the EFLAGS.
3969	*/
3970	char szEFlags[80];
3971	cpumR3InfoFormatFlags(&szEFlags[0], pCtx->eflags.uBoth);
3972
3973	/*
3974	* Format the registers.
3975	*/
3976	uint32_t const efl = pCtx->eflags.u;
3977	switch (enmType)
3978	{
3979	case CPUMDUMPTYPE_TERSE:
3980	if (CPUMIsGuestIn64BitCodeEx(pCtx))
3981	pHlp->pfnPrintf(pHlp,
3982	"%srax=%016RX64 %srbx=%016RX64 %srcx=%016RX64 %srdx=%016RX64\n"
3983	"%srsi=%016RX64 %srdi=%016RX64 %sr8 =%016RX64 %sr9 =%016RX64\n"
3984	"%sr10=%016RX64 %sr11=%016RX64 %sr12=%016RX64 %sr13=%016RX64\n"
3985	"%sr14=%016RX64 %sr15=%016RX64\n"
3986	"%srip=%016RX64 %srsp=%016RX64 %srbp=%016RX64 %siopl=%d %*s\n"
3987	"%scs=%04x %sss=%04x %sds=%04x %ses=%04x %sfs=%04x %sgs=%04x %seflags=%08x\n",
3988	pszPrefix, pCtx->rax, pszPrefix, pCtx->rbx, pszPrefix, pCtx->rcx, pszPrefix, pCtx->rdx, pszPrefix, pCtx->rsi, pszPrefix, pCtx->rdi,
3989	pszPrefix, pCtx->r8, pszPrefix, pCtx->r9, pszPrefix, pCtx->r10, pszPrefix, pCtx->r11, pszPrefix, pCtx->r12, pszPrefix, pCtx->r13,
3990	pszPrefix, pCtx->r14, pszPrefix, pCtx->r15,
3991	pszPrefix, pCtx->rip, pszPrefix, pCtx->rsp, pszPrefix, pCtx->rbp, pszPrefix, X86_EFL_GET_IOPL(efl), *pszPrefix ? 33 : 31, szEFlags,
3992	pszPrefix, pCtx->cs.Sel, pszPrefix, pCtx->ss.Sel, pszPrefix, pCtx->ds.Sel, pszPrefix, pCtx->es.Sel,
3993	pszPrefix, pCtx->fs.Sel, pszPrefix, pCtx->gs.Sel, pszPrefix, efl);
3994	else
3995	pHlp->pfnPrintf(pHlp,
3996	"%seax=%08x %sebx=%08x %secx=%08x %sedx=%08x %sesi=%08x %sedi=%08x\n"
3997	"%seip=%08x %sesp=%08x %sebp=%08x %siopl=%d %*s\n"
3998	"%scs=%04x %sss=%04x %sds=%04x %ses=%04x %sfs=%04x %sgs=%04x %seflags=%08x\n",
3999	pszPrefix, pCtx->eax, pszPrefix, pCtx->ebx, pszPrefix, pCtx->ecx, pszPrefix, pCtx->edx, pszPrefix, pCtx->esi, pszPrefix, pCtx->edi,
4000	pszPrefix, pCtx->eip, pszPrefix, pCtx->esp, pszPrefix, pCtx->ebp, pszPrefix, X86_EFL_GET_IOPL(efl), *pszPrefix ? 33 : 31, szEFlags,
4001	pszPrefix, pCtx->cs.Sel, pszPrefix, pCtx->ss.Sel, pszPrefix, pCtx->ds.Sel, pszPrefix, pCtx->es.Sel,
4002	pszPrefix, pCtx->fs.Sel, pszPrefix, pCtx->gs.Sel, pszPrefix, efl);
4003	break;
4004
4005	case CPUMDUMPTYPE_DEFAULT:
4006	if (CPUMIsGuestIn64BitCodeEx(pCtx))
4007	pHlp->pfnPrintf(pHlp,
4008	"%srax=%016RX64 %srbx=%016RX64 %srcx=%016RX64 %srdx=%016RX64\n"
4009	"%srsi=%016RX64 %srdi=%016RX64 %sr8 =%016RX64 %sr9 =%016RX64\n"
4010	"%sr10=%016RX64 %sr11=%016RX64 %sr12=%016RX64 %sr13=%016RX64\n"
4011	"%sr14=%016RX64 %sr15=%016RX64\n"
4012	"%srip=%016RX64 %srsp=%016RX64 %srbp=%016RX64 %siopl=%d %*s\n"
4013	"%scs=%04x %sss=%04x %sds=%04x %ses=%04x %sfs=%04x %sgs=%04x %str=%04x %seflags=%08x\n"
4014	"%scr0=%08RX64 %scr2=%08RX64 %scr3=%08RX64 %scr4=%08RX64 %sgdtr=%016RX64:%04x %sldtr=%04x\n"
4015	,
4016	pszPrefix, pCtx->rax, pszPrefix, pCtx->rbx, pszPrefix, pCtx->rcx, pszPrefix, pCtx->rdx, pszPrefix, pCtx->rsi, pszPrefix, pCtx->rdi,
4017	pszPrefix, pCtx->r8, pszPrefix, pCtx->r9, pszPrefix, pCtx->r10, pszPrefix, pCtx->r11, pszPrefix, pCtx->r12, pszPrefix, pCtx->r13,
4018	pszPrefix, pCtx->r14, pszPrefix, pCtx->r15,
4019	pszPrefix, pCtx->rip, pszPrefix, pCtx->rsp, pszPrefix, pCtx->rbp, pszPrefix, X86_EFL_GET_IOPL(efl), *pszPrefix ? 33 : 31, szEFlags,
4020	pszPrefix, pCtx->cs.Sel, pszPrefix, pCtx->ss.Sel, pszPrefix, pCtx->ds.Sel, pszPrefix, pCtx->es.Sel,
4021	pszPrefix, pCtx->fs.Sel, pszPrefix, pCtx->gs.Sel, pszPrefix, pCtx->tr.Sel, pszPrefix, efl,
4022	pszPrefix, pCtx->cr0, pszPrefix, pCtx->cr2, pszPrefix, pCtx->cr3, pszPrefix, pCtx->cr4,
4023	pszPrefix, pCtx->gdtr.pGdt, pCtx->gdtr.cbGdt, pszPrefix, pCtx->ldtr.Sel);
4024	else
4025	pHlp->pfnPrintf(pHlp,
4026	"%seax=%08x %sebx=%08x %secx=%08x %sedx=%08x %sesi=%08x %sedi=%08x\n"
4027	"%seip=%08x %sesp=%08x %sebp=%08x %siopl=%d %*s\n"
4028	"%scs=%04x %sss=%04x %sds=%04x %ses=%04x %sfs=%04x %sgs=%04x %str=%04x %seflags=%08x\n"
4029	"%scr0=%08RX64 %scr2=%08RX64 %scr3=%08RX64 %scr4=%08RX64 %sgdtr=%08RX64:%04x %sldtr=%04x\n"
4030	,
4031	pszPrefix, pCtx->eax, pszPrefix, pCtx->ebx, pszPrefix, pCtx->ecx, pszPrefix, pCtx->edx, pszPrefix, pCtx->esi, pszPrefix, pCtx->edi,
4032	pszPrefix, pCtx->eip, pszPrefix, pCtx->esp, pszPrefix, pCtx->ebp, pszPrefix, X86_EFL_GET_IOPL(efl), *pszPrefix ? 33 : 31, szEFlags,
4033	pszPrefix, pCtx->cs.Sel, pszPrefix, pCtx->ss.Sel, pszPrefix, pCtx->ds.Sel, pszPrefix, pCtx->es.Sel,
4034	pszPrefix, pCtx->fs.Sel, pszPrefix, pCtx->gs.Sel, pszPrefix, pCtx->tr.Sel, pszPrefix, efl,
4035	pszPrefix, pCtx->cr0, pszPrefix, pCtx->cr2, pszPrefix, pCtx->cr3, pszPrefix, pCtx->cr4,
4036	pszPrefix, pCtx->gdtr.pGdt, pCtx->gdtr.cbGdt, pszPrefix, pCtx->ldtr.Sel);
4037	break;
4038
4039	case CPUMDUMPTYPE_VERBOSE:
4040	if (CPUMIsGuestIn64BitCodeEx(pCtx))
4041	pHlp->pfnPrintf(pHlp,
4042	"%srax=%016RX64 %srbx=%016RX64 %srcx=%016RX64 %srdx=%016RX64\n"
4043	"%srsi=%016RX64 %srdi=%016RX64 %sr8 =%016RX64 %sr9 =%016RX64\n"
4044	"%sr10=%016RX64 %sr11=%016RX64 %sr12=%016RX64 %sr13=%016RX64\n"
4045	"%sr14=%016RX64 %sr15=%016RX64\n"
4046	"%srip=%016RX64 %srsp=%016RX64 %srbp=%016RX64 %siopl=%d %*s\n"
4047	"%scs={%04x base=%016RX64 limit=%08x flags=%08x}\n"
4048	"%sds={%04x base=%016RX64 limit=%08x flags=%08x}\n"
4049	"%ses={%04x base=%016RX64 limit=%08x flags=%08x}\n"
4050	"%sfs={%04x base=%016RX64 limit=%08x flags=%08x}\n"
4051	"%sgs={%04x base=%016RX64 limit=%08x flags=%08x}\n"
4052	"%sss={%04x base=%016RX64 limit=%08x flags=%08x}\n"
4053	"%scr0=%016RX64 %scr2=%016RX64 %scr3=%016RX64 %scr4=%016RX64\n"
4054	"%sdr0=%016RX64 %sdr1=%016RX64 %sdr2=%016RX64 %sdr3=%016RX64\n"
4055	"%sdr4=%016RX64 %sdr5=%016RX64 %sdr6=%016RX64 %sdr7=%016RX64\n"
4056	"%sgdtr=%016RX64:%04x %sidtr=%016RX64:%04x %seflags=%08x\n"
4057	"%sldtr={%04x base=%08RX64 limit=%08x flags=%08x}\n"
4058	"%str ={%04x base=%08RX64 limit=%08x flags=%08x}\n"
4059	"%sSysEnter={cs=%04llx eip=%016RX64 esp=%016RX64}\n"
4060	,
4061	pszPrefix, pCtx->rax, pszPrefix, pCtx->rbx, pszPrefix, pCtx->rcx, pszPrefix, pCtx->rdx, pszPrefix, pCtx->rsi, pszPrefix, pCtx->rdi,
4062	pszPrefix, pCtx->r8, pszPrefix, pCtx->r9, pszPrefix, pCtx->r10, pszPrefix, pCtx->r11, pszPrefix, pCtx->r12, pszPrefix, pCtx->r13,
4063	pszPrefix, pCtx->r14, pszPrefix, pCtx->r15,
4064	pszPrefix, pCtx->rip, pszPrefix, pCtx->rsp, pszPrefix, pCtx->rbp, pszPrefix, X86_EFL_GET_IOPL(efl), *pszPrefix ? 33 : 31, szEFlags,
4065	pszPrefix, pCtx->cs.Sel, pCtx->cs.u64Base, pCtx->cs.u32Limit, pCtx->cs.Attr.u,
4066	pszPrefix, pCtx->ds.Sel, pCtx->ds.u64Base, pCtx->ds.u32Limit, pCtx->ds.Attr.u,
4067	pszPrefix, pCtx->es.Sel, pCtx->es.u64Base, pCtx->es.u32Limit, pCtx->es.Attr.u,
4068	pszPrefix, pCtx->fs.Sel, pCtx->fs.u64Base, pCtx->fs.u32Limit, pCtx->fs.Attr.u,
4069	pszPrefix, pCtx->gs.Sel, pCtx->gs.u64Base, pCtx->gs.u32Limit, pCtx->gs.Attr.u,
4070	pszPrefix, pCtx->ss.Sel, pCtx->ss.u64Base, pCtx->ss.u32Limit, pCtx->ss.Attr.u,
4071	pszPrefix, pCtx->cr0, pszPrefix, pCtx->cr2, pszPrefix, pCtx->cr3, pszPrefix, pCtx->cr4,
4072	pszPrefix, pCtx->dr[0], pszPrefix, pCtx->dr[1], pszPrefix, pCtx->dr[2], pszPrefix, pCtx->dr[3],
4073	pszPrefix, pCtx->dr[4], pszPrefix, pCtx->dr[5], pszPrefix, pCtx->dr[6], pszPrefix, pCtx->dr[7],
4074	pszPrefix, pCtx->gdtr.pGdt, pCtx->gdtr.cbGdt, pszPrefix, pCtx->idtr.pIdt, pCtx->idtr.cbIdt, pszPrefix, efl,
4075	pszPrefix, pCtx->ldtr.Sel, pCtx->ldtr.u64Base, pCtx->ldtr.u32Limit, pCtx->ldtr.Attr.u,
4076	pszPrefix, pCtx->tr.Sel, pCtx->tr.u64Base, pCtx->tr.u32Limit, pCtx->tr.Attr.u,
4077	pszPrefix, pCtx->SysEnter.cs, pCtx->SysEnter.eip, pCtx->SysEnter.esp);
4078	else
4079	pHlp->pfnPrintf(pHlp,
4080	"%seax=%08x %sebx=%08x %secx=%08x %sedx=%08x %sesi=%08x %sedi=%08x\n"
4081	"%seip=%08x %sesp=%08x %sebp=%08x %siopl=%d %*s\n"
4082	"%scs={%04x base=%016RX64 limit=%08x flags=%08x} %sdr0=%08RX64 %sdr1=%08RX64\n"
4083	"%sds={%04x base=%016RX64 limit=%08x flags=%08x} %sdr2=%08RX64 %sdr3=%08RX64\n"
4084	"%ses={%04x base=%016RX64 limit=%08x flags=%08x} %sdr4=%08RX64 %sdr5=%08RX64\n"
4085	"%sfs={%04x base=%016RX64 limit=%08x flags=%08x} %sdr6=%08RX64 %sdr7=%08RX64\n"
4086	"%sgs={%04x base=%016RX64 limit=%08x flags=%08x} %scr0=%08RX64 %scr2=%08RX64\n"
4087	"%sss={%04x base=%016RX64 limit=%08x flags=%08x} %scr3=%08RX64 %scr4=%08RX64\n"
4088	"%sgdtr=%016RX64:%04x %sidtr=%016RX64:%04x %seflags=%08x\n"
4089	"%sldtr={%04x base=%08RX64 limit=%08x flags=%08x}\n"
4090	"%str ={%04x base=%08RX64 limit=%08x flags=%08x}\n"
4091	"%sSysEnter={cs=%04llx eip=%08llx esp=%08llx}\n"
4092	,
4093	pszPrefix, pCtx->eax, pszPrefix, pCtx->ebx, pszPrefix, pCtx->ecx, pszPrefix, pCtx->edx, pszPrefix, pCtx->esi, pszPrefix, pCtx->edi,
4094	pszPrefix, pCtx->eip, pszPrefix, pCtx->esp, pszPrefix, pCtx->ebp, pszPrefix, X86_EFL_GET_IOPL(efl), *pszPrefix ? 33 : 31, szEFlags,
4095	pszPrefix, pCtx->cs.Sel, pCtx->cs.u64Base, pCtx->cs.u32Limit, pCtx->cs.Attr.u, pszPrefix, pCtx->dr[0], pszPrefix, pCtx->dr[1],
4096	pszPrefix, pCtx->ds.Sel, pCtx->ds.u64Base, pCtx->ds.u32Limit, pCtx->ds.Attr.u, pszPrefix, pCtx->dr[2], pszPrefix, pCtx->dr[3],
4097	pszPrefix, pCtx->es.Sel, pCtx->es.u64Base, pCtx->es.u32Limit, pCtx->es.Attr.u, pszPrefix, pCtx->dr[4], pszPrefix, pCtx->dr[5],
4098	pszPrefix, pCtx->fs.Sel, pCtx->fs.u64Base, pCtx->fs.u32Limit, pCtx->fs.Attr.u, pszPrefix, pCtx->dr[6], pszPrefix, pCtx->dr[7],
4099	pszPrefix, pCtx->gs.Sel, pCtx->gs.u64Base, pCtx->gs.u32Limit, pCtx->gs.Attr.u, pszPrefix, pCtx->cr0, pszPrefix, pCtx->cr2,
4100	pszPrefix, pCtx->ss.Sel, pCtx->ss.u64Base, pCtx->ss.u32Limit, pCtx->ss.Attr.u, pszPrefix, pCtx->cr3, pszPrefix, pCtx->cr4,
4101	pszPrefix, pCtx->gdtr.pGdt, pCtx->gdtr.cbGdt, pszPrefix, pCtx->idtr.pIdt, pCtx->idtr.cbIdt, pszPrefix, efl,
4102	pszPrefix, pCtx->ldtr.Sel, pCtx->ldtr.u64Base, pCtx->ldtr.u32Limit, pCtx->ldtr.Attr.u,
4103	pszPrefix, pCtx->tr.Sel, pCtx->tr.u64Base, pCtx->tr.u32Limit, pCtx->tr.Attr.u,
4104	pszPrefix, pCtx->SysEnter.cs, pCtx->SysEnter.eip, pCtx->SysEnter.esp);
4105
4106	pHlp->pfnPrintf(pHlp, "%sxcr=%016RX64 %sxcr1=%016RX64 %sxss=%016RX64 (fXStateMask=%016RX64)\n",
4107	pszPrefix, pCtx->aXcr[0], pszPrefix, pCtx->aXcr[1],
4108	pszPrefix, UINT64_C(0) /** @todo XSS */, pCtx->fXStateMask);
4109	{
4110	PCX86FXSTATE pFpuCtx = &pCtx->XState.x87;
4111	pHlp->pfnPrintf(pHlp,
4112	"%sFCW=%04x %sFSW=%04x %sFTW=%04x %sFOP=%04x %sMXCSR=%08x %sMXCSR_MASK=%08x\n"
4113	"%sFPUIP=%08x %sCS=%04x %sRsrvd1=%04x %sFPUDP=%08x %sDS=%04x %sRsvrd2=%04x\n"
4114	,
4115	pszPrefix, pFpuCtx->FCW, pszPrefix, pFpuCtx->FSW, pszPrefix, pFpuCtx->FTW, pszPrefix, pFpuCtx->FOP,
4116	pszPrefix, pFpuCtx->MXCSR, pszPrefix, pFpuCtx->MXCSR_MASK,
4117	pszPrefix, pFpuCtx->FPUIP, pszPrefix, pFpuCtx->CS, pszPrefix, pFpuCtx->Rsrvd1,
4118	pszPrefix, pFpuCtx->FPUDP, pszPrefix, pFpuCtx->DS, pszPrefix, pFpuCtx->Rsrvd2
4119	);
4120	/*
4121	* The FSAVE style memory image contains ST(0)-ST(7) at increasing addresses,
4122	* not (FP)R0-7 as Intel SDM suggests.
4123	*/
4124	unsigned iShift = (pFpuCtx->FSW >> 11) & 7;
4125	for (unsigned iST = 0; iST < RT_ELEMENTS(pFpuCtx->aRegs); iST++)
4126	{
4127	unsigned iFPR = (iST + iShift) % RT_ELEMENTS(pFpuCtx->aRegs);
4128	unsigned uTag = (pFpuCtx->FTW >> (2 * iFPR)) & 3;
4129	char chSign = pFpuCtx->aRegs[iST].au16[4] & 0x8000 ? '-' : '+';
4130	unsigned iInteger = (unsigned)(pFpuCtx->aRegs[iST].au64[0] >> 63);
4131	uint64_t u64Fraction = pFpuCtx->aRegs[iST].au64[0] & UINT64_C(0x7fffffffffffffff);
4132	int iExponent = pFpuCtx->aRegs[iST].au16[4] & 0x7fff;
4133	iExponent -= 16383; /* subtract bias */
4134	/** @todo This isn't entirenly correct and needs more work! */
4135	pHlp->pfnPrintf(pHlp,
4136	"%sST(%u)=%sFPR%u={%04RX16'%08RX32'%08RX32} t%d %c%u.%022llu * 2 ^ %d (*)",
4137	pszPrefix, iST, pszPrefix, iFPR,
4138	pFpuCtx->aRegs[iST].au16[4], pFpuCtx->aRegs[iST].au32[1], pFpuCtx->aRegs[iST].au32[0],
4139	uTag, chSign, iInteger, u64Fraction, iExponent);
4140	if (pFpuCtx->aRegs[iST].au16[5] \|\| pFpuCtx->aRegs[iST].au16[6] \|\| pFpuCtx->aRegs[iST].au16[7])
4141	pHlp->pfnPrintf(pHlp, " res={%04RX16,%04RX16,%04RX16}\n",
4142	pFpuCtx->aRegs[iST].au16[5], pFpuCtx->aRegs[iST].au16[6], pFpuCtx->aRegs[iST].au16[7]);
4143	else
4144	pHlp->pfnPrintf(pHlp, "\n");
4145	}
4146
4147	/* XMM/YMM/ZMM registers. */
4148	if (pCtx->fXStateMask & XSAVE_C_YMM)
4149	{
4150	PCX86XSAVEYMMHI pYmmHiCtx = CPUMCTX_XSAVE_C_PTR(pCtx, XSAVE_C_YMM_BIT, PCX86XSAVEYMMHI);
4151	if (!(pCtx->fXStateMask & XSAVE_C_ZMM_HI256))
4152	for (unsigned i = 0; i < RT_ELEMENTS(pFpuCtx->aXMM); i++)
4153	pHlp->pfnPrintf(pHlp, "%sYMM%u%s=%08RX32'%08RX32'%08RX32'%08RX32'%08RX32'%08RX32'%08RX32'%08RX32\n",
4154	pszPrefix, i, i < 10 ? " " : "",
4155	pYmmHiCtx->aYmmHi[i].au32[3],
4156	pYmmHiCtx->aYmmHi[i].au32[2],
4157	pYmmHiCtx->aYmmHi[i].au32[1],
4158	pYmmHiCtx->aYmmHi[i].au32[0],
4159	pFpuCtx->aXMM[i].au32[3],
4160	pFpuCtx->aXMM[i].au32[2],
4161	pFpuCtx->aXMM[i].au32[1],
4162	pFpuCtx->aXMM[i].au32[0]);
4163	else
4164	{
4165	PCX86XSAVEZMMHI256 pZmmHi256 = CPUMCTX_XSAVE_C_PTR(pCtx, XSAVE_C_ZMM_HI256_BIT, PCX86XSAVEZMMHI256);
4166	for (unsigned i = 0; i < RT_ELEMENTS(pFpuCtx->aXMM); i++)
4167	pHlp->pfnPrintf(pHlp,
4168	"%sZMM%u%s=%08RX32'%08RX32'%08RX32'%08RX32'%08RX32'%08RX32'%08RX32'%08RX32''%08RX32'%08RX32'%08RX32'%08RX32'%08RX32'%08RX32'%08RX32'%08RX32\n",
4169	pszPrefix, i, i < 10 ? " " : "",
4170	pZmmHi256->aHi256Regs[i].au32[7],
4171	pZmmHi256->aHi256Regs[i].au32[6],
4172	pZmmHi256->aHi256Regs[i].au32[5],
4173	pZmmHi256->aHi256Regs[i].au32[4],
4174	pZmmHi256->aHi256Regs[i].au32[3],
4175	pZmmHi256->aHi256Regs[i].au32[2],
4176	pZmmHi256->aHi256Regs[i].au32[1],
4177	pZmmHi256->aHi256Regs[i].au32[0],
4178	pYmmHiCtx->aYmmHi[i].au32[3],
4179	pYmmHiCtx->aYmmHi[i].au32[2],
4180	pYmmHiCtx->aYmmHi[i].au32[1],
4181	pYmmHiCtx->aYmmHi[i].au32[0],
4182	pFpuCtx->aXMM[i].au32[3],
4183	pFpuCtx->aXMM[i].au32[2],
4184	pFpuCtx->aXMM[i].au32[1],
4185	pFpuCtx->aXMM[i].au32[0]);
4186
4187	PCX86XSAVEZMM16HI pZmm16Hi = CPUMCTX_XSAVE_C_PTR(pCtx, XSAVE_C_ZMM_16HI_BIT, PCX86XSAVEZMM16HI);
4188	for (unsigned i = 0; i < RT_ELEMENTS(pZmm16Hi->aRegs); i++)
4189	pHlp->pfnPrintf(pHlp,
4190	"%sZMM%u=%08RX32'%08RX32'%08RX32'%08RX32'%08RX32'%08RX32'%08RX32'%08RX32''%08RX32'%08RX32'%08RX32'%08RX32'%08RX32'%08RX32'%08RX32'%08RX32\n",
4191	pszPrefix, i + 16,
4192	pZmm16Hi->aRegs[i].au32[15],
4193	pZmm16Hi->aRegs[i].au32[14],
4194	pZmm16Hi->aRegs[i].au32[13],
4195	pZmm16Hi->aRegs[i].au32[12],
4196	pZmm16Hi->aRegs[i].au32[11],
4197	pZmm16Hi->aRegs[i].au32[10],
4198	pZmm16Hi->aRegs[i].au32[9],
4199	pZmm16Hi->aRegs[i].au32[8],
4200	pZmm16Hi->aRegs[i].au32[7],
4201	pZmm16Hi->aRegs[i].au32[6],
4202	pZmm16Hi->aRegs[i].au32[5],
4203	pZmm16Hi->aRegs[i].au32[4],
4204	pZmm16Hi->aRegs[i].au32[3],
4205	pZmm16Hi->aRegs[i].au32[2],
4206	pZmm16Hi->aRegs[i].au32[1],
4207	pZmm16Hi->aRegs[i].au32[0]);
4208	}
4209	}
4210	else
4211	for (unsigned i = 0; i < RT_ELEMENTS(pFpuCtx->aXMM); i++)
4212	pHlp->pfnPrintf(pHlp,
4213	i & 1
4214	? "%sXMM%u%s=%08RX32'%08RX32'%08RX32'%08RX32\n"
4215	: "%sXMM%u%s=%08RX32'%08RX32'%08RX32'%08RX32 ",
4216	pszPrefix, i, i < 10 ? " " : "",
4217	pFpuCtx->aXMM[i].au32[3],
4218	pFpuCtx->aXMM[i].au32[2],
4219	pFpuCtx->aXMM[i].au32[1],
4220	pFpuCtx->aXMM[i].au32[0]);
4221
4222	if (pCtx->fXStateMask & XSAVE_C_OPMASK)
4223	{
4224	PCX86XSAVEOPMASK pOpMask = CPUMCTX_XSAVE_C_PTR(pCtx, XSAVE_C_OPMASK_BIT, PCX86XSAVEOPMASK);
4225	for (unsigned i = 0; i < RT_ELEMENTS(pOpMask->aKRegs); i += 4)
4226	pHlp->pfnPrintf(pHlp, "%sK%u=%016RX64 %sK%u=%016RX64 %sK%u=%016RX64 %sK%u=%016RX64\n",
4227	pszPrefix, i + 0, pOpMask->aKRegs[i + 0],
4228	pszPrefix, i + 1, pOpMask->aKRegs[i + 1],
4229	pszPrefix, i + 2, pOpMask->aKRegs[i + 2],
4230	pszPrefix, i + 3, pOpMask->aKRegs[i + 3]);
4231	}
4232
4233	if (pCtx->fXStateMask & XSAVE_C_BNDREGS)
4234	{
4235	PCX86XSAVEBNDREGS pBndRegs = CPUMCTX_XSAVE_C_PTR(pCtx, XSAVE_C_BNDREGS_BIT, PCX86XSAVEBNDREGS);
4236	for (unsigned i = 0; i < RT_ELEMENTS(pBndRegs->aRegs); i += 2)
4237	pHlp->pfnPrintf(pHlp, "%sBNDREG%u=%016RX64/%016RX64 %sBNDREG%u=%016RX64/%016RX64\n",
4238	pszPrefix, i, pBndRegs->aRegs[i].uLowerBound, pBndRegs->aRegs[i].uUpperBound,
4239	pszPrefix, i + 1, pBndRegs->aRegs[i + 1].uLowerBound, pBndRegs->aRegs[i + 1].uUpperBound);
4240	}
4241
4242	if (pCtx->fXStateMask & XSAVE_C_BNDCSR)
4243	{
4244	PCX86XSAVEBNDCFG pBndCfg = CPUMCTX_XSAVE_C_PTR(pCtx, XSAVE_C_BNDCSR_BIT, PCX86XSAVEBNDCFG);
4245	pHlp->pfnPrintf(pHlp, "%sBNDCFG.CONFIG=%016RX64 %sBNDCFG.STATUS=%016RX64\n",
4246	pszPrefix, pBndCfg->fConfig, pszPrefix, pBndCfg->fStatus);
4247	}
4248
4249	for (unsigned i = 0; i < RT_ELEMENTS(pFpuCtx->au32RsrvdRest); i++)
4250	if (pFpuCtx->au32RsrvdRest[i])
4251	pHlp->pfnPrintf(pHlp, "%sRsrvdRest[%u]=%RX32 (offset=%#x)\n",
4252	pszPrefix, i, pFpuCtx->au32RsrvdRest[i], RT_UOFFSETOF_DYN(X86FXSTATE, au32RsrvdRest[i]) );
4253	}
4254
4255	pHlp->pfnPrintf(pHlp,
4256	"%sEFER =%016RX64\n"
4257	"%sPAT =%016RX64\n"
4258	"%sSTAR =%016RX64\n"
4259	"%sCSTAR =%016RX64\n"
4260	"%sLSTAR =%016RX64\n"
4261	"%sSFMASK =%016RX64\n"
4262	"%sKERNELGSBASE =%016RX64\n",
4263	pszPrefix, pCtx->msrEFER,
4264	pszPrefix, pCtx->msrPAT,
4265	pszPrefix, pCtx->msrSTAR,
4266	pszPrefix, pCtx->msrCSTAR,
4267	pszPrefix, pCtx->msrLSTAR,
4268	pszPrefix, pCtx->msrSFMASK,
4269	pszPrefix, pCtx->msrKERNELGSBASE);
4270
4271	if (CPUMIsGuestInPAEModeEx(pCtx))
4272	for (unsigned i = 0; i < RT_ELEMENTS(pCtx->aPaePdpes); i++)
4273	pHlp->pfnPrintf(pHlp, "%sPAE PDPTE %u =%016RX64\n", pszPrefix, i, pCtx->aPaePdpes[i]);
4274
4275	/*
4276	* MTRRs.
4277	*/
4278	if (pVM->cpum.s.GuestFeatures.fMtrr)
4279	{
4280	pHlp->pfnPrintf(pHlp,
4281	"%sMTRR_CAP =%016RX64\n"
4282	"%sMTRR_DEF_TYPE =%016RX64\n"
4283	"%sMTRR_FIX64K_00000 =%016RX64\n"
4284	"%sMTRR_FIX16K_80000 =%016RX64\n"
4285	"%sMTRR_FIX16K_A0000 =%016RX64\n"
4286	"%sMTRR_FIX4K_C0000 =%016RX64\n"
4287	"%sMTRR_FIX4K_C8000 =%016RX64\n"
4288	"%sMTRR_FIX4K_D0000 =%016RX64\n"
4289	"%sMTRR_FIX4K_D8000 =%016RX64\n"
4290	"%sMTRR_FIX4K_E0000 =%016RX64\n"
4291	"%sMTRR_FIX4K_E8000 =%016RX64\n"
4292	"%sMTRR_FIX4K_F0000 =%016RX64\n"
4293	"%sMTRR_FIX4K_F8000 =%016RX64\n",
4294	pszPrefix, pVCpu->cpum.s.GuestMsrs.msr.MtrrCap,
4295	pszPrefix, pVCpu->cpum.s.GuestMsrs.msr.MtrrDefType,
4296	pszPrefix, pVCpu->cpum.s.GuestMsrs.msr.MtrrFix64K_00000,
4297	pszPrefix, pVCpu->cpum.s.GuestMsrs.msr.MtrrFix16K_80000,
4298	pszPrefix, pVCpu->cpum.s.GuestMsrs.msr.MtrrFix16K_A0000,
4299	pszPrefix, pVCpu->cpum.s.GuestMsrs.msr.MtrrFix4K_C0000,
4300	pszPrefix, pVCpu->cpum.s.GuestMsrs.msr.MtrrFix4K_C8000,
4301	pszPrefix, pVCpu->cpum.s.GuestMsrs.msr.MtrrFix4K_D0000,
4302	pszPrefix, pVCpu->cpum.s.GuestMsrs.msr.MtrrFix4K_D8000,
4303	pszPrefix, pVCpu->cpum.s.GuestMsrs.msr.MtrrFix4K_E0000,
4304	pszPrefix, pVCpu->cpum.s.GuestMsrs.msr.MtrrFix4K_E8000,
4305	pszPrefix, pVCpu->cpum.s.GuestMsrs.msr.MtrrFix4K_F0000,
4306	pszPrefix, pVCpu->cpum.s.GuestMsrs.msr.MtrrFix4K_F8000);
4307
4308	for (uint8_t iRange = 0; iRange < RT_ELEMENTS(pVCpu->cpum.s.GuestMsrs.msr.aMtrrVarMsrs); iRange++)
4309	{
4310	PCX86MTRRVAR pMtrrVar = &pVCpu->cpum.s.GuestMsrs.msr.aMtrrVarMsrs[iRange];
4311	bool const fIsValid = RT_BOOL(pMtrrVar->MtrrPhysMask & MSR_IA32_MTRR_PHYSMASK_VALID);
4312	if (fIsValid)
4313	{
4314	RTGCPHYS GCPhysFirst;
4315	RTGCPHYS GCPhysLast;
4316	cpumR3GetVarMtrrAddrs(pVM, pMtrrVar, &GCPhysFirst, &GCPhysLast);
4317	uint8_t const fType = pMtrrVar->MtrrPhysBase & MSR_IA32_MTRR_PHYSBASE_MT_MASK;
4318	const char *pszType = cpumR3GetVarMtrrMemType(fType);
4319	uint64_t const cbRange = GCPhysLast - GCPhysFirst + 1;
4320	pHlp->pfnPrintf(pHlp,
4321	"%sMTRR_PHYSBASE[%2u] =%016RX64 First=%016RX64 %6RU64 MB [%s]\n"
4322	"%sMTRR_PHYSMASK[%2u] =%016RX64 Last =%016RX64 %6RU64 MB [%RU64 MB]\n",
4323	pszPrefix, iRange, pMtrrVar->MtrrPhysBase, GCPhysFirst, GCPhysFirst / _1M, pszType,
4324	pszPrefix, iRange, pMtrrVar->MtrrPhysMask, GCPhysLast, GCPhysLast / _1M, cbRange / (uint64_t)_1M);
4325	}
4326	else
4327	pHlp->pfnPrintf(pHlp,
4328	"%sMTRR_PHYSBASE[%2u] =%016RX64\n"
4329	"%sMTRR_PHYSMASK[%2u] =%016RX64\n",
4330	pszPrefix, iRange, pMtrrVar->MtrrPhysBase,
4331	pszPrefix, iRange, pMtrrVar->MtrrPhysMask);
4332	}
4333	}
4334	break;
4335	}
4336	}
4337
4338
4339	/**
4340	* Display all cpu states and any other cpum info.
4341	*
4342	* @param pVM The cross context VM structure.
4343	* @param pHlp The info helper functions.
4344	* @param pszArgs Arguments, ignored.
4345	*/
4346	static DECLCALLBACK(void) cpumR3InfoAll(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
4347	{
4348	cpumR3InfoGuest(pVM, pHlp, pszArgs);
4349	cpumR3InfoGuestInstr(pVM, pHlp, pszArgs);
4350	cpumR3InfoGuestHwvirt(pVM, pHlp, pszArgs);
4351	cpumR3InfoHyper(pVM, pHlp, pszArgs);
4352	cpumR3InfoHost(pVM, pHlp, pszArgs);
4353	}
4354
4355
4356	/**
4357	* Parses the info argument.
4358	*
4359	* The argument starts with 'verbose', 'terse' or 'default' and then
4360	* continues with the comment string.
4361	*
4362	* @param pszArgs The pointer to the argument string.
4363	* @param penmType Where to store the dump type request.
4364	* @param ppszComment Where to store the pointer to the comment string.
4365	*/
4366	static void cpumR3InfoParseArg(const char pszArgs, CPUMDUMPTYPE penmType, const char **ppszComment)
4367	{
4368	if (!pszArgs)
4369	{
4370	*penmType = CPUMDUMPTYPE_DEFAULT;
4371	*ppszComment = "";
4372	}
4373	else
4374	{
4375	if (!strncmp(pszArgs, RT_STR_TUPLE("verbose")))
4376	{
4377	pszArgs += 7;
4378	*penmType = CPUMDUMPTYPE_VERBOSE;
4379	}
4380	else if (!strncmp(pszArgs, RT_STR_TUPLE("terse")))
4381	{
4382	pszArgs += 5;
4383	*penmType = CPUMDUMPTYPE_TERSE;
4384	}
4385	else if (!strncmp(pszArgs, RT_STR_TUPLE("default")))
4386	{
4387	pszArgs += 7;
4388	*penmType = CPUMDUMPTYPE_DEFAULT;
4389	}
4390	else
4391	*penmType = CPUMDUMPTYPE_DEFAULT;
4392	*ppszComment = RTStrStripL(pszArgs);
4393	}
4394	}
4395
4396
4397	/**
4398	* Display the guest cpu state.
4399	*
4400	* @param pVM The cross context VM structure.
4401	* @param pHlp The info helper functions.
4402	* @param pszArgs Arguments.
4403	*/
4404	static DECLCALLBACK(void) cpumR3InfoGuest(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
4405	{
4406	CPUMDUMPTYPE enmType;
4407	const char *pszComment;
4408	cpumR3InfoParseArg(pszArgs, &enmType, &pszComment);
4409
4410	PCVMCPU pVCpu = VMMGetCpu(pVM);
4411	if (!pVCpu)
4412	pVCpu = pVM->apCpusR3[0];
4413
4414	pHlp->pfnPrintf(pHlp, "Guest CPUM (VCPU %d) state: %s\n", pVCpu->idCpu, pszComment);
4415
4416	cpumR3InfoOne(pVM, pVCpu, pHlp, enmType, "");
4417	}
4418
4419
4420	/**
4421	* Displays an SVM VMCB control area.
4422	*
4423	* @param pHlp The info helper functions.
4424	* @param pVmcbCtrl Pointer to a SVM VMCB controls area.
4425	* @param pszPrefix Caller specified string prefix.
4426	*/
4427	static void cpumR3InfoSvmVmcbCtrl(PCDBGFINFOHLP pHlp, PCSVMVMCBCTRL pVmcbCtrl, const char *pszPrefix)
4428	{
4429	AssertReturnVoid(pHlp);
4430	AssertReturnVoid(pVmcbCtrl);
4431
4432	pHlp->pfnPrintf(pHlp, "%sCRX-read intercepts = %#RX16\n", pszPrefix, pVmcbCtrl->u16InterceptRdCRx);
4433	pHlp->pfnPrintf(pHlp, "%sCRX-write intercepts = %#RX16\n", pszPrefix, pVmcbCtrl->u16InterceptWrCRx);
4434	pHlp->pfnPrintf(pHlp, "%sDRX-read intercepts = %#RX16\n", pszPrefix, pVmcbCtrl->u16InterceptRdDRx);
4435	pHlp->pfnPrintf(pHlp, "%sDRX-write intercepts = %#RX16\n", pszPrefix, pVmcbCtrl->u16InterceptWrDRx);
4436	pHlp->pfnPrintf(pHlp, "%sException intercepts = %#RX32\n", pszPrefix, pVmcbCtrl->u32InterceptXcpt);
4437	pHlp->pfnPrintf(pHlp, "%sControl intercepts = %#RX64\n", pszPrefix, pVmcbCtrl->u64InterceptCtrl);
4438	pHlp->pfnPrintf(pHlp, "%sPause-filter threshold = %#RX16\n", pszPrefix, pVmcbCtrl->u16PauseFilterThreshold);
4439	pHlp->pfnPrintf(pHlp, "%sPause-filter count = %#RX16\n", pszPrefix, pVmcbCtrl->u16PauseFilterCount);
4440	pHlp->pfnPrintf(pHlp, "%sIOPM bitmap physaddr = %#RX64\n", pszPrefix, pVmcbCtrl->u64IOPMPhysAddr);
4441	pHlp->pfnPrintf(pHlp, "%sMSRPM bitmap physaddr = %#RX64\n", pszPrefix, pVmcbCtrl->u64MSRPMPhysAddr);
4442	pHlp->pfnPrintf(pHlp, "%sTSC offset = %#RX64\n", pszPrefix, pVmcbCtrl->u64TSCOffset);
4443	pHlp->pfnPrintf(pHlp, "%sTLB Control\n", pszPrefix);
4444	pHlp->pfnPrintf(pHlp, " %sASID = %#RX32\n", pszPrefix, pVmcbCtrl->TLBCtrl.n.u32ASID);
4445	pHlp->pfnPrintf(pHlp, " %sTLB-flush type = %u\n", pszPrefix, pVmcbCtrl->TLBCtrl.n.u8TLBFlush);
4446	pHlp->pfnPrintf(pHlp, "%sInterrupt Control\n", pszPrefix);
4447	pHlp->pfnPrintf(pHlp, " %sVTPR = %#RX8 (%u)\n", pszPrefix, pVmcbCtrl->IntCtrl.n.u8VTPR, pVmcbCtrl->IntCtrl.n.u8VTPR);
4448	pHlp->pfnPrintf(pHlp, " %sVIRQ (Pending) = %RTbool\n", pszPrefix, pVmcbCtrl->IntCtrl.n.u1VIrqPending);
4449	pHlp->pfnPrintf(pHlp, " %sVINTR vector = %#RX8\n", pszPrefix, pVmcbCtrl->IntCtrl.n.u8VIntrVector);
4450	pHlp->pfnPrintf(pHlp, " %sVGIF = %u\n", pszPrefix, pVmcbCtrl->IntCtrl.n.u1VGif);
4451	pHlp->pfnPrintf(pHlp, " %sVINTR priority = %#RX8\n", pszPrefix, pVmcbCtrl->IntCtrl.n.u4VIntrPrio);
4452	pHlp->pfnPrintf(pHlp, " %sIgnore TPR = %RTbool\n", pszPrefix, pVmcbCtrl->IntCtrl.n.u1IgnoreTPR);
4453	pHlp->pfnPrintf(pHlp, " %sVINTR masking = %RTbool\n", pszPrefix, pVmcbCtrl->IntCtrl.n.u1VIntrMasking);
4454	pHlp->pfnPrintf(pHlp, " %sVGIF enable = %RTbool\n", pszPrefix, pVmcbCtrl->IntCtrl.n.u1VGifEnable);
4455	pHlp->pfnPrintf(pHlp, " %sAVIC enable = %RTbool\n", pszPrefix, pVmcbCtrl->IntCtrl.n.u1AvicEnable);
4456	pHlp->pfnPrintf(pHlp, "%sInterrupt Shadow\n", pszPrefix);
4457	pHlp->pfnPrintf(pHlp, " %sInterrupt shadow = %RTbool\n", pszPrefix, pVmcbCtrl->IntShadow.n.u1IntShadow);
4458	pHlp->pfnPrintf(pHlp, " %sGuest-interrupt Mask = %RTbool\n", pszPrefix, pVmcbCtrl->IntShadow.n.u1GuestIntMask);
4459	pHlp->pfnPrintf(pHlp, "%sExit Code = %#RX64\n", pszPrefix, pVmcbCtrl->u64ExitCode);
4460	pHlp->pfnPrintf(pHlp, "%sEXITINFO1 = %#RX64\n", pszPrefix, pVmcbCtrl->u64ExitInfo1);
4461	pHlp->pfnPrintf(pHlp, "%sEXITINFO2 = %#RX64\n", pszPrefix, pVmcbCtrl->u64ExitInfo2);
4462	pHlp->pfnPrintf(pHlp, "%sExit Interrupt Info\n", pszPrefix);
4463	pHlp->pfnPrintf(pHlp, " %sValid = %RTbool\n", pszPrefix, pVmcbCtrl->ExitIntInfo.n.u1Valid);
4464	pHlp->pfnPrintf(pHlp, " %sVector = %#RX8 (%u)\n", pszPrefix, pVmcbCtrl->ExitIntInfo.n.u8Vector, pVmcbCtrl->ExitIntInfo.n.u8Vector);
4465	pHlp->pfnPrintf(pHlp, " %sType = %u\n", pszPrefix, pVmcbCtrl->ExitIntInfo.n.u3Type);
4466	pHlp->pfnPrintf(pHlp, " %sError-code valid = %RTbool\n", pszPrefix, pVmcbCtrl->ExitIntInfo.n.u1ErrorCodeValid);
4467	pHlp->pfnPrintf(pHlp, " %sError-code = %#RX32\n", pszPrefix, pVmcbCtrl->ExitIntInfo.n.u32ErrorCode);
4468	pHlp->pfnPrintf(pHlp, "%sNested paging and SEV\n", pszPrefix);
4469	pHlp->pfnPrintf(pHlp, " %sNested paging = %RTbool\n", pszPrefix, pVmcbCtrl->NestedPagingCtrl.n.u1NestedPaging);
4470	pHlp->pfnPrintf(pHlp, " %sSEV (Secure Encrypted VM) = %RTbool\n", pszPrefix, pVmcbCtrl->NestedPagingCtrl.n.u1Sev);
4471	pHlp->pfnPrintf(pHlp, " %sSEV-ES (Encrypted State) = %RTbool\n", pszPrefix, pVmcbCtrl->NestedPagingCtrl.n.u1SevEs);
4472	pHlp->pfnPrintf(pHlp, "%sEvent Inject\n", pszPrefix);
4473	pHlp->pfnPrintf(pHlp, " %sValid = %RTbool\n", pszPrefix, pVmcbCtrl->EventInject.n.u1Valid);
4474	pHlp->pfnPrintf(pHlp, " %sVector = %#RX32 (%u)\n", pszPrefix, pVmcbCtrl->EventInject.n.u8Vector, pVmcbCtrl->EventInject.n.u8Vector);
4475	pHlp->pfnPrintf(pHlp, " %sType = %u\n", pszPrefix, pVmcbCtrl->EventInject.n.u3Type);
4476	pHlp->pfnPrintf(pHlp, " %sError-code valid = %RTbool\n", pszPrefix, pVmcbCtrl->EventInject.n.u1ErrorCodeValid);
4477	pHlp->pfnPrintf(pHlp, " %sError-code = %#RX32\n", pszPrefix, pVmcbCtrl->EventInject.n.u32ErrorCode);
4478	pHlp->pfnPrintf(pHlp, "%sNested-paging CR3 = %#RX64\n", pszPrefix, pVmcbCtrl->u64NestedPagingCR3);
4479	pHlp->pfnPrintf(pHlp, "%sLBR Virtualization\n", pszPrefix);
4480	pHlp->pfnPrintf(pHlp, " %sLBR virt = %RTbool\n", pszPrefix, pVmcbCtrl->LbrVirt.n.u1LbrVirt);
4481	pHlp->pfnPrintf(pHlp, " %sVirt. VMSAVE/VMLOAD = %RTbool\n", pszPrefix, pVmcbCtrl->LbrVirt.n.u1VirtVmsaveVmload);
4482	pHlp->pfnPrintf(pHlp, "%sVMCB Clean Bits = %#RX32\n", pszPrefix, pVmcbCtrl->u32VmcbCleanBits);
4483	pHlp->pfnPrintf(pHlp, "%sNext-RIP = %#RX64\n", pszPrefix, pVmcbCtrl->u64NextRIP);
4484	pHlp->pfnPrintf(pHlp, "%sInstruction bytes fetched = %u\n", pszPrefix, pVmcbCtrl->cbInstrFetched);
4485	pHlp->pfnPrintf(pHlp, "%sInstruction bytes = %.*Rhxs\n", pszPrefix, sizeof(pVmcbCtrl->abInstr), pVmcbCtrl->abInstr);
4486	pHlp->pfnPrintf(pHlp, "%sAVIC\n", pszPrefix);
4487	pHlp->pfnPrintf(pHlp, " %sBar addr = %#RX64\n", pszPrefix, pVmcbCtrl->AvicBar.n.u40Addr);
4488	pHlp->pfnPrintf(pHlp, " %sBacking page addr = %#RX64\n", pszPrefix, pVmcbCtrl->AvicBackingPagePtr.n.u40Addr);
4489	pHlp->pfnPrintf(pHlp, " %sLogical table addr = %#RX64\n", pszPrefix, pVmcbCtrl->AvicLogicalTablePtr.n.u40Addr);
4490	pHlp->pfnPrintf(pHlp, " %sPhysical table addr = %#RX64\n", pszPrefix, pVmcbCtrl->AvicPhysicalTablePtr.n.u40Addr);
4491	pHlp->pfnPrintf(pHlp, " %sLast guest core Id = %u\n", pszPrefix, pVmcbCtrl->AvicPhysicalTablePtr.n.u8LastGuestCoreId);
4492	}
4493
4494
4495	/**
4496	* Helper for dumping the SVM VMCB selector registers.
4497	*
4498	* @param pHlp The info helper functions.
4499	* @param pSel Pointer to the SVM selector register.
4500	* @param pszName Name of the selector.
4501	* @param pszPrefix Caller specified string prefix.
4502	*/
4503	DECLINLINE(void) cpumR3InfoSvmVmcbSelReg(PCDBGFINFOHLP pHlp, PCSVMSELREG pSel, const char pszName, const char pszPrefix)
4504	{
4505	/* The string width of 4 used below is to handle 'LDTR'. Change later if longer register names are used. */
4506	pHlp->pfnPrintf(pHlp, "%s%-4s = {%04x base=%016RX64 limit=%08x flags=%04x}\n", pszPrefix,
4507	pszName, pSel->u16Sel, pSel->u64Base, pSel->u32Limit, pSel->u16Attr);
4508	}
4509
4510
4511	/**
4512	* Helper for dumping the SVM VMCB GDTR/IDTR registers.
4513	*
4514	* @param pHlp The info helper functions.
4515	* @param pXdtr Pointer to the descriptor table register.
4516	* @param pszName Name of the descriptor table register.
4517	* @param pszPrefix Caller specified string prefix.
4518	*/
4519	DECLINLINE(void) cpumR3InfoSvmVmcbXdtr(PCDBGFINFOHLP pHlp, PCSVMXDTR pXdtr, const char pszName, const char pszPrefix)
4520	{
4521	/* The string width of 4 used below is to cover 'GDTR', 'IDTR'. Change later if longer register names are used. */
4522	pHlp->pfnPrintf(pHlp, "%s%-4s = %016RX64:%04x\n", pszPrefix, pszName, pXdtr->u64Base, pXdtr->u32Limit);
4523	}
4524
4525
4526	/**
4527	* Displays an SVM VMCB state-save area.
4528	*
4529	* @param pHlp The info helper functions.
4530	* @param pVmcbStateSave Pointer to a SVM VMCB controls area.
4531	* @param pszPrefix Caller specified string prefix.
4532	*/
4533	static void cpumR3InfoSvmVmcbStateSave(PCDBGFINFOHLP pHlp, PCSVMVMCBSTATESAVE pVmcbStateSave, const char *pszPrefix)
4534	{
4535	AssertReturnVoid(pHlp);
4536	AssertReturnVoid(pVmcbStateSave);
4537
4538	char szEFlags[80];
4539	cpumR3InfoFormatFlags(&szEFlags[0], pVmcbStateSave->u64RFlags);
4540
4541	cpumR3InfoSvmVmcbSelReg(pHlp, &pVmcbStateSave->CS, "CS", pszPrefix);
4542	cpumR3InfoSvmVmcbSelReg(pHlp, &pVmcbStateSave->SS, "SS", pszPrefix);
4543	cpumR3InfoSvmVmcbSelReg(pHlp, &pVmcbStateSave->ES, "ES", pszPrefix);
4544	cpumR3InfoSvmVmcbSelReg(pHlp, &pVmcbStateSave->DS, "DS", pszPrefix);
4545	cpumR3InfoSvmVmcbSelReg(pHlp, &pVmcbStateSave->FS, "FS", pszPrefix);
4546	cpumR3InfoSvmVmcbSelReg(pHlp, &pVmcbStateSave->GS, "GS", pszPrefix);
4547	cpumR3InfoSvmVmcbSelReg(pHlp, &pVmcbStateSave->LDTR, "LDTR", pszPrefix);
4548	cpumR3InfoSvmVmcbSelReg(pHlp, &pVmcbStateSave->TR, "TR", pszPrefix);
4549	cpumR3InfoSvmVmcbXdtr(pHlp, &pVmcbStateSave->GDTR, "GDTR", pszPrefix);
4550	cpumR3InfoSvmVmcbXdtr(pHlp, &pVmcbStateSave->IDTR, "IDTR", pszPrefix);
4551	pHlp->pfnPrintf(pHlp, "%sCPL = %u\n", pszPrefix, pVmcbStateSave->u8CPL);
4552	pHlp->pfnPrintf(pHlp, "%sEFER = %#RX64\n", pszPrefix, pVmcbStateSave->u64EFER);
4553	pHlp->pfnPrintf(pHlp, "%sCR4 = %#RX64\n", pszPrefix, pVmcbStateSave->u64CR4);
4554	pHlp->pfnPrintf(pHlp, "%sCR3 = %#RX64\n", pszPrefix, pVmcbStateSave->u64CR3);
4555	pHlp->pfnPrintf(pHlp, "%sCR0 = %#RX64\n", pszPrefix, pVmcbStateSave->u64CR0);
4556	pHlp->pfnPrintf(pHlp, "%sDR7 = %#RX64\n", pszPrefix, pVmcbStateSave->u64DR7);
4557	pHlp->pfnPrintf(pHlp, "%sDR6 = %#RX64\n", pszPrefix, pVmcbStateSave->u64DR6);
4558	pHlp->pfnPrintf(pHlp, "%sRFLAGS = %#RX64 %31s\n", pszPrefix, pVmcbStateSave->u64RFlags, szEFlags);
4559	pHlp->pfnPrintf(pHlp, "%sRIP = %#RX64\n", pszPrefix, pVmcbStateSave->u64RIP);
4560	pHlp->pfnPrintf(pHlp, "%sRSP = %#RX64\n", pszPrefix, pVmcbStateSave->u64RSP);
4561	pHlp->pfnPrintf(pHlp, "%sRAX = %#RX64\n", pszPrefix, pVmcbStateSave->u64RAX);
4562	pHlp->pfnPrintf(pHlp, "%sSTAR = %#RX64\n", pszPrefix, pVmcbStateSave->u64STAR);
4563	pHlp->pfnPrintf(pHlp, "%sLSTAR = %#RX64\n", pszPrefix, pVmcbStateSave->u64LSTAR);
4564	pHlp->pfnPrintf(pHlp, "%sCSTAR = %#RX64\n", pszPrefix, pVmcbStateSave->u64CSTAR);
4565	pHlp->pfnPrintf(pHlp, "%sSFMASK = %#RX64\n", pszPrefix, pVmcbStateSave->u64SFMASK);
4566	pHlp->pfnPrintf(pHlp, "%sKERNELGSBASE = %#RX64\n", pszPrefix, pVmcbStateSave->u64KernelGSBase);
4567	pHlp->pfnPrintf(pHlp, "%sSysEnter CS = %#RX64\n", pszPrefix, pVmcbStateSave->u64SysEnterCS);
4568	pHlp->pfnPrintf(pHlp, "%sSysEnter EIP = %#RX64\n", pszPrefix, pVmcbStateSave->u64SysEnterEIP);
4569	pHlp->pfnPrintf(pHlp, "%sSysEnter ESP = %#RX64\n", pszPrefix, pVmcbStateSave->u64SysEnterESP);
4570	pHlp->pfnPrintf(pHlp, "%sCR2 = %#RX64\n", pszPrefix, pVmcbStateSave->u64CR2);
4571	pHlp->pfnPrintf(pHlp, "%sPAT = %#RX64\n", pszPrefix, pVmcbStateSave->u64PAT);
4572	pHlp->pfnPrintf(pHlp, "%sDBGCTL = %#RX64\n", pszPrefix, pVmcbStateSave->u64DBGCTL);
4573	pHlp->pfnPrintf(pHlp, "%sBR_FROM = %#RX64\n", pszPrefix, pVmcbStateSave->u64BR_FROM);
4574	pHlp->pfnPrintf(pHlp, "%sBR_TO = %#RX64\n", pszPrefix, pVmcbStateSave->u64BR_TO);
4575	pHlp->pfnPrintf(pHlp, "%sLASTXCPT_FROM = %#RX64\n", pszPrefix, pVmcbStateSave->u64LASTEXCPFROM);
4576	pHlp->pfnPrintf(pHlp, "%sLASTXCPT_TO = %#RX64\n", pszPrefix, pVmcbStateSave->u64LASTEXCPTO);
4577	}
4578
4579
4580	/**
4581	* Displays a virtual-VMCS.
4582	*
4583	* @param pVCpu The cross context virtual CPU structure.
4584	* @param pHlp The info helper functions.
4585	* @param pVmcs Pointer to a virtual VMCS.
4586	* @param pszPrefix Caller specified string prefix.
4587	*/
4588	static void cpumR3InfoVmxVmcs(PVMCPU pVCpu, PCDBGFINFOHLP pHlp, PCVMXVVMCS pVmcs, const char *pszPrefix)
4589	{
4590	AssertReturnVoid(pHlp);
4591	AssertReturnVoid(pVmcs);
4592
4593	/* The string width of -4 used in the macros below to cover 'LDTR', 'GDTR', 'IDTR. */
4594	#define CPUMVMX_DUMP_HOST_XDTR(a_pHlp, a_pVmcs, a_Seg, a_SegName, a_pszPrefix) \
4595	do { \
4596	(a_pHlp)->pfnPrintf((a_pHlp), " %s%-4s = {base=%016RX64}\n", \
4597	(a_pszPrefix), (a_SegName), (a_pVmcs)->u64Host##a_Seg##Base.u); \
4598	} while (0)
4599
4600	#define CPUMVMX_DUMP_HOST_FS_GS_TR(a_pHlp, a_pVmcs, a_Seg, a_SegName, a_pszPrefix) \
4601	do { \
4602	(a_pHlp)->pfnPrintf((a_pHlp), " %s%-4s = {%04x base=%016RX64}\n", \
4603	(a_pszPrefix), (a_SegName), (a_pVmcs)->Host##a_Seg, (a_pVmcs)->u64Host##a_Seg##Base.u); \
4604	} while (0)
4605
4606	#define CPUMVMX_DUMP_GUEST_SEGREG(a_pHlp, a_pVmcs, a_Seg, a_SegName, a_pszPrefix) \
4607	do { \
4608	(a_pHlp)->pfnPrintf((a_pHlp), " %s%-4s = {%04x base=%016RX64 limit=%08x flags=%04x}\n", \
4609	(a_pszPrefix), (a_SegName), (a_pVmcs)->Guest##a_Seg, (a_pVmcs)->u64Guest##a_Seg##Base.u, \
4610	(a_pVmcs)->u32Guest##a_Seg##Limit, (a_pVmcs)->u32Guest##a_Seg##Attr); \
4611	} while (0)
4612
4613	#define CPUMVMX_DUMP_GUEST_XDTR(a_pHlp, a_pVmcs, a_Seg, a_SegName, a_pszPrefix) \
4614	do { \
4615	(a_pHlp)->pfnPrintf((a_pHlp), " %s%-4s = {base=%016RX64 limit=%08x}\n", \
4616	(a_pszPrefix), (a_SegName), (a_pVmcs)->u64Guest##a_Seg##Base.u, (a_pVmcs)->u32Guest##a_Seg##Limit); \
4617	} while (0)
4618
4619	/* Header. */
4620	{
4621	pHlp->pfnPrintf(pHlp, "%sHeader:\n", pszPrefix);
4622	pHlp->pfnPrintf(pHlp, " %sVMCS revision id = %#RX32\n", pszPrefix, pVmcs->u32VmcsRevId);
4623	pHlp->pfnPrintf(pHlp, " %sVMX-abort id = %#RX32 (%s)\n", pszPrefix, pVmcs->enmVmxAbort, VMXGetAbortDesc(pVmcs->enmVmxAbort));
4624	pHlp->pfnPrintf(pHlp, " %sVMCS state = %#x (%s)\n", pszPrefix, pVmcs->fVmcsState, VMXGetVmcsStateDesc(pVmcs->fVmcsState));
4625	}
4626
4627	/* Control fields. */
4628	{
4629	/* 16-bit. */
4630	pHlp->pfnPrintf(pHlp, "%sControl:\n", pszPrefix);
4631	pHlp->pfnPrintf(pHlp, " %sVPID = %#RX16\n", pszPrefix, pVmcs->u16Vpid);
4632	pHlp->pfnPrintf(pHlp, " %sPosted intr notify vector = %#RX16\n", pszPrefix, pVmcs->u16PostIntNotifyVector);
4633	pHlp->pfnPrintf(pHlp, " %sEPTP index = %#RX16\n", pszPrefix, pVmcs->u16EptpIndex);
4634	pHlp->pfnPrintf(pHlp, " %sHLAT prefix size = %#RX16\n", pszPrefix, pVmcs->u16HlatPrefixSize);
4635
4636	/* 32-bit. */
4637	pHlp->pfnPrintf(pHlp, " %sPin ctls = %#RX32\n", pszPrefix, pVmcs->u32PinCtls);
4638	pHlp->pfnPrintf(pHlp, " %sProcessor ctls = %#RX32\n", pszPrefix, pVmcs->u32ProcCtls);
4639	pHlp->pfnPrintf(pHlp, " %sSecondary processor ctls = %#RX32\n", pszPrefix, pVmcs->u32ProcCtls2);
4640	pHlp->pfnPrintf(pHlp, " %sVM-exit ctls = %#RX32\n", pszPrefix, pVmcs->u32ExitCtls);
4641	pHlp->pfnPrintf(pHlp, " %sVM-entry ctls = %#RX32\n", pszPrefix, pVmcs->u32EntryCtls);
4642	pHlp->pfnPrintf(pHlp, " %sException bitmap = %#RX32\n", pszPrefix, pVmcs->u32XcptBitmap);
4643	pHlp->pfnPrintf(pHlp, " %sPage-fault mask = %#RX32\n", pszPrefix, pVmcs->u32XcptPFMask);
4644	pHlp->pfnPrintf(pHlp, " %sPage-fault match = %#RX32\n", pszPrefix, pVmcs->u32XcptPFMatch);
4645	pHlp->pfnPrintf(pHlp, " %sCR3-target count = %RU32\n", pszPrefix, pVmcs->u32Cr3TargetCount);
4646	pHlp->pfnPrintf(pHlp, " %sVM-exit MSR store count = %RU32\n", pszPrefix, pVmcs->u32ExitMsrStoreCount);
4647	pHlp->pfnPrintf(pHlp, " %sVM-exit MSR load count = %RU32\n", pszPrefix, pVmcs->u32ExitMsrLoadCount);
4648	pHlp->pfnPrintf(pHlp, " %sVM-entry MSR load count = %RU32\n", pszPrefix, pVmcs->u32EntryMsrLoadCount);
4649	pHlp->pfnPrintf(pHlp, " %sVM-entry interruption info = %#RX32\n", pszPrefix, pVmcs->u32EntryIntInfo);
4650	{
4651	uint32_t const fInfo = pVmcs->u32EntryIntInfo;
4652	uint8_t const uType = VMX_ENTRY_INT_INFO_TYPE(fInfo);
4653	pHlp->pfnPrintf(pHlp, " %sValid = %RTbool\n", pszPrefix, VMX_ENTRY_INT_INFO_IS_VALID(fInfo));
4654	pHlp->pfnPrintf(pHlp, " %sType = %#x (%s)\n", pszPrefix, uType, VMXGetEntryIntInfoTypeDesc(uType));
4655	pHlp->pfnPrintf(pHlp, " %sVector = %#x\n", pszPrefix, VMX_ENTRY_INT_INFO_VECTOR(fInfo));
4656	pHlp->pfnPrintf(pHlp, " %sNMI-unblocking-IRET = %RTbool\n", pszPrefix, VMX_ENTRY_INT_INFO_IS_NMI_UNBLOCK_IRET(fInfo));
4657	pHlp->pfnPrintf(pHlp, " %sError-code valid = %RTbool\n", pszPrefix, VMX_ENTRY_INT_INFO_IS_ERROR_CODE_VALID(fInfo));
4658	}
4659	pHlp->pfnPrintf(pHlp, " %sVM-entry xcpt error-code = %#RX32\n", pszPrefix, pVmcs->u32EntryXcptErrCode);
4660	pHlp->pfnPrintf(pHlp, " %sVM-entry instr length = %u byte(s)\n", pszPrefix, pVmcs->u32EntryInstrLen);
4661	pHlp->pfnPrintf(pHlp, " %sTPR threshold = %#RX32\n", pszPrefix, pVmcs->u32TprThreshold);
4662	pHlp->pfnPrintf(pHlp, " %sPLE gap = %#RX32\n", pszPrefix, pVmcs->u32PleGap);
4663	pHlp->pfnPrintf(pHlp, " %sPLE window = %#RX32\n", pszPrefix, pVmcs->u32PleWindow);
4664
4665	/* 64-bit. */
4666	pHlp->pfnPrintf(pHlp, " %sIO-bitmap A addr = %#RX64\n", pszPrefix, pVmcs->u64AddrIoBitmapA.u);
4667	pHlp->pfnPrintf(pHlp, " %sIO-bitmap B addr = %#RX64\n", pszPrefix, pVmcs->u64AddrIoBitmapB.u);
4668	pHlp->pfnPrintf(pHlp, " %sMSR-bitmap addr = %#RX64\n", pszPrefix, pVmcs->u64AddrMsrBitmap.u);
4669	pHlp->pfnPrintf(pHlp, " %sVM-exit MSR store addr = %#RX64\n", pszPrefix, pVmcs->u64AddrExitMsrStore.u);
4670	pHlp->pfnPrintf(pHlp, " %sVM-exit MSR load addr = %#RX64\n", pszPrefix, pVmcs->u64AddrExitMsrLoad.u);
4671	pHlp->pfnPrintf(pHlp, " %sVM-entry MSR load addr = %#RX64\n", pszPrefix, pVmcs->u64AddrEntryMsrLoad.u);
4672	pHlp->pfnPrintf(pHlp, " %sExecutive VMCS ptr = %#RX64\n", pszPrefix, pVmcs->u64ExecVmcsPtr.u);
4673	pHlp->pfnPrintf(pHlp, " %sPML addr = %#RX64\n", pszPrefix, pVmcs->u64AddrPml.u);
4674	pHlp->pfnPrintf(pHlp, " %sTSC offset = %#RX64\n", pszPrefix, pVmcs->u64TscOffset.u);
4675	pHlp->pfnPrintf(pHlp, " %sVirtual-APIC addr = %#RX64\n", pszPrefix, pVmcs->u64AddrVirtApic.u);
4676	pHlp->pfnPrintf(pHlp, " %sAPIC-access addr = %#RX64\n", pszPrefix, pVmcs->u64AddrApicAccess.u);
4677	pHlp->pfnPrintf(pHlp, " %sPosted-intr desc addr = %#RX64\n", pszPrefix, pVmcs->u64AddrPostedIntDesc.u);
4678	pHlp->pfnPrintf(pHlp, " %sVM-functions control = %#RX64\n", pszPrefix, pVmcs->u64VmFuncCtls.u);
4679	pHlp->pfnPrintf(pHlp, " %sEPTP ptr = %#RX64\n", pszPrefix, pVmcs->u64EptPtr.u);
4680	pHlp->pfnPrintf(pHlp, " %sEOI-exit bitmap 0 = %#RX64\n", pszPrefix, pVmcs->u64EoiExitBitmap0.u);
4681	pHlp->pfnPrintf(pHlp, " %sEOI-exit bitmap 1 = %#RX64\n", pszPrefix, pVmcs->u64EoiExitBitmap1.u);
4682	pHlp->pfnPrintf(pHlp, " %sEOI-exit bitmap 2 = %#RX64\n", pszPrefix, pVmcs->u64EoiExitBitmap2.u);
4683	pHlp->pfnPrintf(pHlp, " %sEOI-exit bitmap 3 = %#RX64\n", pszPrefix, pVmcs->u64EoiExitBitmap3.u);
4684	pHlp->pfnPrintf(pHlp, " %sEPTP-list addr = %#RX64\n", pszPrefix, pVmcs->u64AddrEptpList.u);
4685	pHlp->pfnPrintf(pHlp, " %sVMREAD-bitmap addr = %#RX64\n", pszPrefix, pVmcs->u64AddrVmreadBitmap.u);
4686	pHlp->pfnPrintf(pHlp, " %sVMWRITE-bitmap addr = %#RX64\n", pszPrefix, pVmcs->u64AddrVmwriteBitmap.u);
4687	pHlp->pfnPrintf(pHlp, " %sVirt-Xcpt info addr = %#RX64\n", pszPrefix, pVmcs->u64AddrXcptVeInfo.u);
4688	pHlp->pfnPrintf(pHlp, " %sXSS-exiting bitmap = %#RX64\n", pszPrefix, pVmcs->u64XssExitBitmap.u);
4689	pHlp->pfnPrintf(pHlp, " %sENCLS-exiting bitmap = %#RX64\n", pszPrefix, pVmcs->u64EnclsExitBitmap.u);
4690	pHlp->pfnPrintf(pHlp, " %sSPP-table ptr = %#RX64\n", pszPrefix, pVmcs->u64SppTablePtr.u);
4691	pHlp->pfnPrintf(pHlp, " %sTSC multiplier = %#RX64\n", pszPrefix, pVmcs->u64TscMultiplier.u);
4692	pHlp->pfnPrintf(pHlp, " %sTertiary processor ctls = %#RX64\n", pszPrefix, pVmcs->u64ProcCtls3.u);
4693	pHlp->pfnPrintf(pHlp, " %sENCLV-exiting bitmap = %#RX64\n", pszPrefix, pVmcs->u64EnclvExitBitmap.u);
4694	pHlp->pfnPrintf(pHlp, " %sPCONFIG-exiting bitmap = %#RX64\n", pszPrefix, pVmcs->u64PconfigExitBitmap.u);
4695	pHlp->pfnPrintf(pHlp, " %sHLAT ptr = %#RX64\n", pszPrefix, pVmcs->u64HlatPtr.u);
4696	pHlp->pfnPrintf(pHlp, " %sSecondary VM-exit controls = %#RX64\n", pszPrefix, pVmcs->u64ExitCtls2.u);
4697
4698	/* Natural width. */
4699	pHlp->pfnPrintf(pHlp, " %sCR0 guest/host mask = %#RX64\n", pszPrefix, pVmcs->u64Cr0Mask.u);
4700	pHlp->pfnPrintf(pHlp, " %sCR4 guest/host mask = %#RX64\n", pszPrefix, pVmcs->u64Cr4Mask.u);
4701	pHlp->pfnPrintf(pHlp, " %sCR0 read shadow = %#RX64\n", pszPrefix, pVmcs->u64Cr0ReadShadow.u);
4702	pHlp->pfnPrintf(pHlp, " %sCR4 read shadow = %#RX64\n", pszPrefix, pVmcs->u64Cr4ReadShadow.u);
4703	pHlp->pfnPrintf(pHlp, " %sCR3-target 0 = %#RX64\n", pszPrefix, pVmcs->u64Cr3Target0.u);
4704	pHlp->pfnPrintf(pHlp, " %sCR3-target 1 = %#RX64\n", pszPrefix, pVmcs->u64Cr3Target1.u);
4705	pHlp->pfnPrintf(pHlp, " %sCR3-target 2 = %#RX64\n", pszPrefix, pVmcs->u64Cr3Target2.u);
4706	pHlp->pfnPrintf(pHlp, " %sCR3-target 3 = %#RX64\n", pszPrefix, pVmcs->u64Cr3Target3.u);
4707	}
4708
4709	/* Guest state. */
4710	{
4711	char szEFlags[80];
4712	cpumR3InfoFormatFlags(&szEFlags[0], pVmcs->u64GuestRFlags.u);
4713	pHlp->pfnPrintf(pHlp, "%sGuest state:\n", pszPrefix);
4714
4715	/* 16-bit. */
4716	CPUMVMX_DUMP_GUEST_SEGREG(pHlp, pVmcs, Cs, "CS", pszPrefix);
4717	CPUMVMX_DUMP_GUEST_SEGREG(pHlp, pVmcs, Ss, "SS", pszPrefix);
4718	CPUMVMX_DUMP_GUEST_SEGREG(pHlp, pVmcs, Es, "ES", pszPrefix);
4719	CPUMVMX_DUMP_GUEST_SEGREG(pHlp, pVmcs, Ds, "DS", pszPrefix);
4720	CPUMVMX_DUMP_GUEST_SEGREG(pHlp, pVmcs, Fs, "FS", pszPrefix);
4721	CPUMVMX_DUMP_GUEST_SEGREG(pHlp, pVmcs, Gs, "GS", pszPrefix);
4722	CPUMVMX_DUMP_GUEST_SEGREG(pHlp, pVmcs, Ldtr, "LDTR", pszPrefix);
4723	CPUMVMX_DUMP_GUEST_SEGREG(pHlp, pVmcs, Tr, "TR", pszPrefix);
4724	CPUMVMX_DUMP_GUEST_XDTR(pHlp, pVmcs, Gdtr, "GDTR", pszPrefix);
4725	CPUMVMX_DUMP_GUEST_XDTR(pHlp, pVmcs, Idtr, "IDTR", pszPrefix);
4726	pHlp->pfnPrintf(pHlp, " %sInterrupt status = %#RX16\n", pszPrefix, pVmcs->u16GuestIntStatus);
4727	pHlp->pfnPrintf(pHlp, " %sPML index = %#RX16\n", pszPrefix, pVmcs->u16PmlIndex);
4728
4729	/* 32-bit. */
4730	pHlp->pfnPrintf(pHlp, " %sInterruptibility state = %#RX32\n", pszPrefix, pVmcs->u32GuestIntrState);
4731	pHlp->pfnPrintf(pHlp, " %sActivity state = %#RX32\n", pszPrefix, pVmcs->u32GuestActivityState);
4732	pHlp->pfnPrintf(pHlp, " %sSMBASE = %#RX32\n", pszPrefix, pVmcs->u32GuestSmBase);
4733	pHlp->pfnPrintf(pHlp, " %sSysEnter CS = %#RX32\n", pszPrefix, pVmcs->u32GuestSysenterCS);
4734	pHlp->pfnPrintf(pHlp, " %sVMX-preemption timer value = %#RX32\n", pszPrefix, pVmcs->u32PreemptTimer);
4735
4736	/* 64-bit. */
4737	pHlp->pfnPrintf(pHlp, " %sVMCS link ptr = %#RX64\n", pszPrefix, pVmcs->u64VmcsLinkPtr.u);
4738	pHlp->pfnPrintf(pHlp, " %sDBGCTL = %#RX64\n", pszPrefix, pVmcs->u64GuestDebugCtlMsr.u);
4739	pHlp->pfnPrintf(pHlp, " %sPAT = %#RX64\n", pszPrefix, pVmcs->u64GuestPatMsr.u);
4740	pHlp->pfnPrintf(pHlp, " %sEFER = %#RX64\n", pszPrefix, pVmcs->u64GuestEferMsr.u);
4741	pHlp->pfnPrintf(pHlp, " %sPERFGLOBALCTRL = %#RX64\n", pszPrefix, pVmcs->u64GuestPerfGlobalCtlMsr.u);
4742	pHlp->pfnPrintf(pHlp, " %sPDPTE 0 = %#RX64\n", pszPrefix, pVmcs->u64GuestPdpte0.u);
4743	pHlp->pfnPrintf(pHlp, " %sPDPTE 1 = %#RX64\n", pszPrefix, pVmcs->u64GuestPdpte1.u);
4744	pHlp->pfnPrintf(pHlp, " %sPDPTE 2 = %#RX64\n", pszPrefix, pVmcs->u64GuestPdpte2.u);
4745	pHlp->pfnPrintf(pHlp, " %sPDPTE 3 = %#RX64\n", pszPrefix, pVmcs->u64GuestPdpte3.u);
4746	pHlp->pfnPrintf(pHlp, " %sBNDCFGS = %#RX64\n", pszPrefix, pVmcs->u64GuestBndcfgsMsr.u);
4747	pHlp->pfnPrintf(pHlp, " %sRTIT_CTL = %#RX64\n", pszPrefix, pVmcs->u64GuestRtitCtlMsr.u);
4748	pHlp->pfnPrintf(pHlp, " %sPKRS = %#RX64\n", pszPrefix, pVmcs->u64GuestPkrsMsr.u);
4749
4750	/* Natural width. */
4751	pHlp->pfnPrintf(pHlp, " %sCR0 = %#RX64\n", pszPrefix, pVmcs->u64GuestCr0.u);
4752	pHlp->pfnPrintf(pHlp, " %sCR3 = %#RX64\n", pszPrefix, pVmcs->u64GuestCr3.u);
4753	pHlp->pfnPrintf(pHlp, " %sCR4 = %#RX64\n", pszPrefix, pVmcs->u64GuestCr4.u);
4754	pHlp->pfnPrintf(pHlp, " %sDR7 = %#RX64\n", pszPrefix, pVmcs->u64GuestDr7.u);
4755	pHlp->pfnPrintf(pHlp, " %sRSP = %#RX64\n", pszPrefix, pVmcs->u64GuestRsp.u);
4756	pHlp->pfnPrintf(pHlp, " %sRIP = %#RX64\n", pszPrefix, pVmcs->u64GuestRip.u);
4757	pHlp->pfnPrintf(pHlp, " %sRFLAGS = %#RX64 %31s\n",pszPrefix, pVmcs->u64GuestRFlags.u, szEFlags);
4758	pHlp->pfnPrintf(pHlp, " %sPending debug xcpts = %#RX64\n", pszPrefix, pVmcs->u64GuestPendingDbgXcpts.u);
4759	pHlp->pfnPrintf(pHlp, " %sSysEnter ESP = %#RX64\n", pszPrefix, pVmcs->u64GuestSysenterEsp.u);
4760	pHlp->pfnPrintf(pHlp, " %sSysEnter EIP = %#RX64\n", pszPrefix, pVmcs->u64GuestSysenterEip.u);
4761	pHlp->pfnPrintf(pHlp, " %sS_CET = %#RX64\n", pszPrefix, pVmcs->u64GuestSCetMsr.u);
4762	pHlp->pfnPrintf(pHlp, " %sSSP = %#RX64\n", pszPrefix, pVmcs->u64GuestSsp.u);
4763	pHlp->pfnPrintf(pHlp, " %sINTERRUPT_SSP_TABLE_ADDR = %#RX64\n", pszPrefix, pVmcs->u64GuestIntrSspTableAddrMsr.u);
4764	}
4765
4766	/* Host state. */
4767	{
4768	pHlp->pfnPrintf(pHlp, "%sHost state:\n", pszPrefix);
4769
4770	/* 16-bit. */
4771	pHlp->pfnPrintf(pHlp, " %sCS = %#RX16\n", pszPrefix, pVmcs->HostCs);
4772	pHlp->pfnPrintf(pHlp, " %sSS = %#RX16\n", pszPrefix, pVmcs->HostSs);
4773	pHlp->pfnPrintf(pHlp, " %sDS = %#RX16\n", pszPrefix, pVmcs->HostDs);
4774	pHlp->pfnPrintf(pHlp, " %sES = %#RX16\n", pszPrefix, pVmcs->HostEs);
4775	CPUMVMX_DUMP_HOST_FS_GS_TR(pHlp, pVmcs, Fs, "FS", pszPrefix);
4776	CPUMVMX_DUMP_HOST_FS_GS_TR(pHlp, pVmcs, Gs, "GS", pszPrefix);
4777	CPUMVMX_DUMP_HOST_FS_GS_TR(pHlp, pVmcs, Tr, "TR", pszPrefix);
4778	CPUMVMX_DUMP_HOST_XDTR(pHlp, pVmcs, Gdtr, "GDTR", pszPrefix);
4779	CPUMVMX_DUMP_HOST_XDTR(pHlp, pVmcs, Idtr, "IDTR", pszPrefix);
4780
4781	/* 32-bit. */
4782	pHlp->pfnPrintf(pHlp, " %sSysEnter CS = %#RX32\n", pszPrefix, pVmcs->u32HostSysenterCs);
4783
4784	/* 64-bit. */
4785	pHlp->pfnPrintf(pHlp, " %sEFER = %#RX64\n", pszPrefix, pVmcs->u64HostEferMsr.u);
4786	pHlp->pfnPrintf(pHlp, " %sPAT = %#RX64\n", pszPrefix, pVmcs->u64HostPatMsr.u);
4787	pHlp->pfnPrintf(pHlp, " %sPERFGLOBALCTRL = %#RX64\n", pszPrefix, pVmcs->u64HostPerfGlobalCtlMsr.u);
4788	pHlp->pfnPrintf(pHlp, " %sPKRS = %#RX64\n", pszPrefix, pVmcs->u64HostPkrsMsr.u);
4789
4790	/* Natural width. */
4791	pHlp->pfnPrintf(pHlp, " %sCR0 = %#RX64\n", pszPrefix, pVmcs->u64HostCr0.u);
4792	pHlp->pfnPrintf(pHlp, " %sCR3 = %#RX64\n", pszPrefix, pVmcs->u64HostCr3.u);
4793	pHlp->pfnPrintf(pHlp, " %sCR4 = %#RX64\n", pszPrefix, pVmcs->u64HostCr4.u);
4794	pHlp->pfnPrintf(pHlp, " %sSysEnter ESP = %#RX64\n", pszPrefix, pVmcs->u64HostSysenterEsp.u);
4795	pHlp->pfnPrintf(pHlp, " %sSysEnter EIP = %#RX64\n", pszPrefix, pVmcs->u64HostSysenterEip.u);
4796	pHlp->pfnPrintf(pHlp, " %sRSP = %#RX64\n", pszPrefix, pVmcs->u64HostRsp.u);
4797	pHlp->pfnPrintf(pHlp, " %sRIP = %#RX64\n", pszPrefix, pVmcs->u64HostRip.u);
4798	pHlp->pfnPrintf(pHlp, " %sS_CET = %#RX64\n", pszPrefix, pVmcs->u64HostSCetMsr.u);
4799	pHlp->pfnPrintf(pHlp, " %sSSP = %#RX64\n", pszPrefix, pVmcs->u64HostSsp.u);
4800	pHlp->pfnPrintf(pHlp, " %sINTERRUPT_SSP_TABLE_ADDR = %#RX64\n", pszPrefix, pVmcs->u64HostIntrSspTableAddrMsr.u);
4801	}
4802
4803	/* Read-only fields. */
4804	{
4805	pHlp->pfnPrintf(pHlp, "%sRead-only data fields:\n", pszPrefix);
4806
4807	/* 16-bit (none currently). */
4808
4809	/* 32-bit. */
4810	pHlp->pfnPrintf(pHlp, " %sExit reason = %u (%s)\n", pszPrefix, pVmcs->u32RoExitReason, HMGetVmxExitName(pVmcs->u32RoExitReason));
4811	pHlp->pfnPrintf(pHlp, " %sExit qualification = %#RX64\n", pszPrefix, pVmcs->u64RoExitQual.u);
4812	pHlp->pfnPrintf(pHlp, " %sVM-instruction error = %#RX32\n", pszPrefix, pVmcs->u32RoVmInstrError);
4813	pHlp->pfnPrintf(pHlp, " %sVM-exit intr info = %#RX32\n", pszPrefix, pVmcs->u32RoExitIntInfo);
4814	{
4815	uint32_t const fInfo = pVmcs->u32RoExitIntInfo;
4816	uint8_t const uType = VMX_EXIT_INT_INFO_TYPE(fInfo);
4817	pHlp->pfnPrintf(pHlp, " %sValid = %RTbool\n", pszPrefix, VMX_EXIT_INT_INFO_IS_VALID(fInfo));
4818	pHlp->pfnPrintf(pHlp, " %sType = %#x (%s)\n", pszPrefix, uType, VMXGetExitIntInfoTypeDesc(uType));
4819	pHlp->pfnPrintf(pHlp, " %sVector = %#x\n", pszPrefix, VMX_EXIT_INT_INFO_VECTOR(fInfo));
4820	pHlp->pfnPrintf(pHlp, " %sNMI-unblocking-IRET = %RTbool\n", pszPrefix, VMX_EXIT_INT_INFO_IS_NMI_UNBLOCK_IRET(fInfo));
4821	pHlp->pfnPrintf(pHlp, " %sError-code valid = %RTbool\n", pszPrefix, VMX_EXIT_INT_INFO_IS_ERROR_CODE_VALID(fInfo));
4822	}
4823	pHlp->pfnPrintf(pHlp, " %sVM-exit intr error-code = %#RX32\n", pszPrefix, pVmcs->u32RoExitIntErrCode);
4824	pHlp->pfnPrintf(pHlp, " %sIDT-vectoring info = %#RX32\n", pszPrefix, pVmcs->u32RoIdtVectoringInfo);
4825	{
4826	uint32_t const fInfo = pVmcs->u32RoIdtVectoringInfo;
4827	uint8_t const uType = VMX_IDT_VECTORING_INFO_TYPE(fInfo);
4828	pHlp->pfnPrintf(pHlp, " %sValid = %RTbool\n", pszPrefix, VMX_IDT_VECTORING_INFO_IS_VALID(fInfo));
4829	pHlp->pfnPrintf(pHlp, " %sType = %#x (%s)\n", pszPrefix, uType, VMXGetIdtVectoringInfoTypeDesc(uType));
4830	pHlp->pfnPrintf(pHlp, " %sVector = %#x\n", pszPrefix, VMX_IDT_VECTORING_INFO_VECTOR(fInfo));
4831	pHlp->pfnPrintf(pHlp, " %sError-code valid = %RTbool\n", pszPrefix, VMX_IDT_VECTORING_INFO_IS_ERROR_CODE_VALID(fInfo));
4832	}
4833	pHlp->pfnPrintf(pHlp, " %sIDT-vectoring error-code = %#RX32\n", pszPrefix, pVmcs->u32RoIdtVectoringErrCode);
4834	pHlp->pfnPrintf(pHlp, " %sVM-exit instruction length = %u byte(s)\n", pszPrefix, pVmcs->u32RoExitInstrLen);
4835	pHlp->pfnPrintf(pHlp, " %sVM-exit instruction info = %#RX64\n", pszPrefix, pVmcs->u32RoExitInstrInfo);
4836
4837	/* 64-bit. */
4838	pHlp->pfnPrintf(pHlp, " %sGuest-physical addr = %#RX64\n", pszPrefix, pVmcs->u64RoGuestPhysAddr.u);
4839
4840	/* Natural width. */
4841	pHlp->pfnPrintf(pHlp, " %sI/O RCX = %#RX64\n", pszPrefix, pVmcs->u64RoIoRcx.u);
4842	pHlp->pfnPrintf(pHlp, " %sI/O RSI = %#RX64\n", pszPrefix, pVmcs->u64RoIoRsi.u);
4843	pHlp->pfnPrintf(pHlp, " %sI/O RDI = %#RX64\n", pszPrefix, pVmcs->u64RoIoRdi.u);
4844	pHlp->pfnPrintf(pHlp, " %sI/O RIP = %#RX64\n", pszPrefix, pVmcs->u64RoIoRip.u);
4845	pHlp->pfnPrintf(pHlp, " %sGuest-linear addr = %#RX64\n", pszPrefix, pVmcs->u64RoGuestLinearAddr.u);
4846	}
4847
4848	#ifdef DEBUG_ramshankar
4849	if (pVmcs->u32ProcCtls & VMX_PROC_CTLS_USE_TPR_SHADOW)
4850	{
4851	void *pvPage = RTMemTmpAllocZ(VMX_V_VIRT_APIC_SIZE);
4852	Assert(pvPage);
4853	RTGCPHYS const GCPhysVirtApic = pVmcs->u64AddrVirtApic.u;
4854	int rc = PGMPhysSimpleReadGCPhys(pVCpu->CTX_SUFF(pVM), pvPage, GCPhysVirtApic, VMX_V_VIRT_APIC_SIZE);
4855	if (RT_SUCCESS(rc))
4856	{
4857	pHlp->pfnPrintf(pHlp, " %sVirtual-APIC page\n", pszPrefix);
4858	pHlp->pfnPrintf(pHlp, "%.*Rhxs\n", VMX_V_VIRT_APIC_SIZE, pvPage);
4859	pHlp->pfnPrintf(pHlp, "\n");
4860	}
4861	RTMemTmpFree(pvPage);
4862	}
4863	#else
4864	NOREF(pVCpu);
4865	#endif
4866
4867	#undef CPUMVMX_DUMP_HOST_XDTR
4868	#undef CPUMVMX_DUMP_HOST_FS_GS_TR
4869	#undef CPUMVMX_DUMP_GUEST_SEGREG
4870	#undef CPUMVMX_DUMP_GUEST_XDTR
4871	}
4872
4873
4874	/**
4875	* Display the guest's hardware-virtualization cpu state.
4876	*
4877	* @param pVM The cross context VM structure.
4878	* @param pHlp The info helper functions.
4879	* @param pszArgs Arguments, ignored.
4880	*/
4881	static DECLCALLBACK(void) cpumR3InfoGuestHwvirt(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
4882	{
4883	RT_NOREF(pszArgs);
4884
4885	PVMCPU pVCpu = VMMGetCpu(pVM);
4886	if (!pVCpu)
4887	pVCpu = pVM->apCpusR3[0];
4888
4889	PCCPUMCTX pCtx = &pVCpu->cpum.s.Guest;
4890	bool const fSvm = pVM->cpum.s.GuestFeatures.fSvm;
4891	bool const fVmx = pVM->cpum.s.GuestFeatures.fVmx;
4892
4893	pHlp->pfnPrintf(pHlp, "VCPU[%u] hardware virtualization state:\n", pVCpu->idCpu);
4894	pHlp->pfnPrintf(pHlp, "fSavedInhibit = %#RX32\n", pCtx->hwvirt.fSavedInhibit);
4895	pHlp->pfnPrintf(pHlp, "In nested-guest hwvirt mode = %RTbool\n", CPUMIsGuestInNestedHwvirtMode(pCtx));
4896
4897	if (fSvm)
4898	{
4899	pHlp->pfnPrintf(pHlp, "SVM hwvirt state:\n");
4900	pHlp->pfnPrintf(pHlp, " fGif = %RTbool\n", pCtx->hwvirt.fGif);
4901
4902	char szEFlags[80];
4903	cpumR3InfoFormatFlags(&szEFlags[0], pCtx->hwvirt.svm.HostState.rflags.u);
4904	pHlp->pfnPrintf(pHlp, " uMsrHSavePa = %#RX64\n", pCtx->hwvirt.svm.uMsrHSavePa);
4905	pHlp->pfnPrintf(pHlp, " GCPhysVmcb = %#RGp\n", pCtx->hwvirt.svm.GCPhysVmcb);
4906	pHlp->pfnPrintf(pHlp, " VmcbCtrl:\n");
4907	cpumR3InfoSvmVmcbCtrl(pHlp, &pCtx->hwvirt.svm.Vmcb.ctrl, " " /* pszPrefix */);
4908	pHlp->pfnPrintf(pHlp, " VmcbStateSave:\n");
4909	cpumR3InfoSvmVmcbStateSave(pHlp, &pCtx->hwvirt.svm.Vmcb.guest, " " /* pszPrefix */);
4910	pHlp->pfnPrintf(pHlp, " HostState:\n");
4911	pHlp->pfnPrintf(pHlp, " uEferMsr = %#RX64\n", pCtx->hwvirt.svm.HostState.uEferMsr);
4912	pHlp->pfnPrintf(pHlp, " uCr0 = %#RX64\n", pCtx->hwvirt.svm.HostState.uCr0);
4913	pHlp->pfnPrintf(pHlp, " uCr4 = %#RX64\n", pCtx->hwvirt.svm.HostState.uCr4);
4914	pHlp->pfnPrintf(pHlp, " uCr3 = %#RX64\n", pCtx->hwvirt.svm.HostState.uCr3);
4915	pHlp->pfnPrintf(pHlp, " uRip = %#RX64\n", pCtx->hwvirt.svm.HostState.uRip);
4916	pHlp->pfnPrintf(pHlp, " uRsp = %#RX64\n", pCtx->hwvirt.svm.HostState.uRsp);
4917	pHlp->pfnPrintf(pHlp, " uRax = %#RX64\n", pCtx->hwvirt.svm.HostState.uRax);
4918	pHlp->pfnPrintf(pHlp, " rflags = %#RX64 %31s\n", pCtx->hwvirt.svm.HostState.rflags.u64, szEFlags);
4919	PCCPUMSELREG pSelEs = &pCtx->hwvirt.svm.HostState.es;
4920	pHlp->pfnPrintf(pHlp, " es = {%04x base=%016RX64 limit=%08x flags=%08x}\n",
4921	pSelEs->Sel, pSelEs->u64Base, pSelEs->u32Limit, pSelEs->Attr.u);
4922	PCCPUMSELREG pSelCs = &pCtx->hwvirt.svm.HostState.cs;
4923	pHlp->pfnPrintf(pHlp, " cs = {%04x base=%016RX64 limit=%08x flags=%08x}\n",
4924	pSelCs->Sel, pSelCs->u64Base, pSelCs->u32Limit, pSelCs->Attr.u);
4925	PCCPUMSELREG pSelSs = &pCtx->hwvirt.svm.HostState.ss;
4926	pHlp->pfnPrintf(pHlp, " ss = {%04x base=%016RX64 limit=%08x flags=%08x}\n",
4927	pSelSs->Sel, pSelSs->u64Base, pSelSs->u32Limit, pSelSs->Attr.u);
4928	PCCPUMSELREG pSelDs = &pCtx->hwvirt.svm.HostState.ds;
4929	pHlp->pfnPrintf(pHlp, " ds = {%04x base=%016RX64 limit=%08x flags=%08x}\n",
4930	pSelDs->Sel, pSelDs->u64Base, pSelDs->u32Limit, pSelDs->Attr.u);
4931	pHlp->pfnPrintf(pHlp, " gdtr = %016RX64:%04x\n", pCtx->hwvirt.svm.HostState.gdtr.pGdt,
4932	pCtx->hwvirt.svm.HostState.gdtr.cbGdt);
4933	pHlp->pfnPrintf(pHlp, " idtr = %016RX64:%04x\n", pCtx->hwvirt.svm.HostState.idtr.pIdt,
4934	pCtx->hwvirt.svm.HostState.idtr.cbIdt);
4935	pHlp->pfnPrintf(pHlp, " cPauseFilter = %RU16\n", pCtx->hwvirt.svm.cPauseFilter);
4936	pHlp->pfnPrintf(pHlp, " cPauseFilterThreshold = %RU32\n", pCtx->hwvirt.svm.cPauseFilterThreshold);
4937	pHlp->pfnPrintf(pHlp, " fInterceptEvents = %u\n", pCtx->hwvirt.svm.fInterceptEvents);
4938	}
4939	else if (fVmx)
4940	{
4941	pHlp->pfnPrintf(pHlp, "VMX hwvirt state:\n");
4942	pHlp->pfnPrintf(pHlp, " GCPhysVmxon = %#RGp\n", pCtx->hwvirt.vmx.GCPhysVmxon);
4943	pHlp->pfnPrintf(pHlp, " GCPhysVmcs = %#RGp\n", pCtx->hwvirt.vmx.GCPhysVmcs);
4944	pHlp->pfnPrintf(pHlp, " GCPhysShadowVmcs = %#RGp\n", pCtx->hwvirt.vmx.GCPhysShadowVmcs);
4945	pHlp->pfnPrintf(pHlp, " enmDiag = %u (%s)\n", pCtx->hwvirt.vmx.enmDiag, HMGetVmxDiagDesc(pCtx->hwvirt.vmx.enmDiag));
4946	pHlp->pfnPrintf(pHlp, " uDiagAux = %#RX64\n", pCtx->hwvirt.vmx.uDiagAux);
4947	pHlp->pfnPrintf(pHlp, " enmAbort = %u (%s)\n", pCtx->hwvirt.vmx.enmAbort, VMXGetAbortDesc(pCtx->hwvirt.vmx.enmAbort));
4948	pHlp->pfnPrintf(pHlp, " uAbortAux = %u (%#x)\n", pCtx->hwvirt.vmx.uAbortAux, pCtx->hwvirt.vmx.uAbortAux);
4949	pHlp->pfnPrintf(pHlp, " fInVmxRootMode = %RTbool\n", pCtx->hwvirt.vmx.fInVmxRootMode);
4950	pHlp->pfnPrintf(pHlp, " fInVmxNonRootMode = %RTbool\n", pCtx->hwvirt.vmx.fInVmxNonRootMode);
4951	pHlp->pfnPrintf(pHlp, " fInterceptEvents = %RTbool\n", pCtx->hwvirt.vmx.fInterceptEvents);
4952	pHlp->pfnPrintf(pHlp, " fNmiUnblockingIret = %RTbool\n", pCtx->hwvirt.vmx.fNmiUnblockingIret);
4953	pHlp->pfnPrintf(pHlp, " uFirstPauseLoopTick = %RX64\n", pCtx->hwvirt.vmx.uFirstPauseLoopTick);
4954	pHlp->pfnPrintf(pHlp, " uPrevPauseTick = %RX64\n", pCtx->hwvirt.vmx.uPrevPauseTick);
4955	pHlp->pfnPrintf(pHlp, " uEntryTick = %RX64\n", pCtx->hwvirt.vmx.uEntryTick);
4956	pHlp->pfnPrintf(pHlp, " offVirtApicWrite = %#RX16\n", pCtx->hwvirt.vmx.offVirtApicWrite);
4957	pHlp->pfnPrintf(pHlp, " fVirtNmiBlocking = %RTbool\n", pCtx->hwvirt.vmx.fVirtNmiBlocking);
4958	pHlp->pfnPrintf(pHlp, " VMCS cache:\n");
4959	cpumR3InfoVmxVmcs(pVCpu, pHlp, &pCtx->hwvirt.vmx.Vmcs, " " /* pszPrefix */);
4960	}
4961	else
4962	pHlp->pfnPrintf(pHlp, "Hwvirt state disabled.\n");
4963
4964	#undef CPUMHWVIRTDUMP_NONE
4965	#undef CPUMHWVIRTDUMP_COMMON
4966	#undef CPUMHWVIRTDUMP_SVM
4967	#undef CPUMHWVIRTDUMP_VMX
4968	#undef CPUMHWVIRTDUMP_LAST
4969	#undef CPUMHWVIRTDUMP_ALL
4970	}
4971
4972	/**
4973	* Display the current guest instruction
4974	*
4975	* @param pVM The cross context VM structure.
4976	* @param pHlp The info helper functions.
4977	* @param pszArgs Arguments, ignored.
4978	*/
4979	static DECLCALLBACK(void) cpumR3InfoGuestInstr(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
4980	{
4981	NOREF(pszArgs);
4982
4983	PVMCPU pVCpu = VMMGetCpu(pVM);
4984	if (!pVCpu)
4985	pVCpu = pVM->apCpusR3[0];
4986
4987	char szInstruction[256];
4988	szInstruction[0] = '\0';
4989	DBGFR3DisasInstrCurrent(pVCpu, szInstruction, sizeof(szInstruction));
4990	pHlp->pfnPrintf(pHlp, "\nCPUM%u: %s\n\n", pVCpu->idCpu, szInstruction);
4991	}
4992
4993
4994	/**
4995	* Display the hypervisor cpu state.
4996	*
4997	* @param pVM The cross context VM structure.
4998	* @param pHlp The info helper functions.
4999	* @param pszArgs Arguments, ignored.
5000	*/
5001	static DECLCALLBACK(void) cpumR3InfoHyper(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
5002	{
5003	PVMCPU pVCpu = VMMGetCpu(pVM);
5004	if (!pVCpu)
5005	pVCpu = pVM->apCpusR3[0];
5006
5007	CPUMDUMPTYPE enmType;
5008	const char *pszComment;
5009	cpumR3InfoParseArg(pszArgs, &enmType, &pszComment);
5010	pHlp->pfnPrintf(pHlp, "Hypervisor CPUM state: %s\n", pszComment);
5011
5012	pHlp->pfnPrintf(pHlp,
5013	".dr0=%016RX64 .dr1=%016RX64 .dr2=%016RX64 .dr3=%016RX64\n"
5014	".dr4=%016RX64 .dr5=%016RX64 .dr6=%016RX64 .dr7=%016RX64\n",
5015	pVCpu->cpum.s.Hyper.dr[0], pVCpu->cpum.s.Hyper.dr[1], pVCpu->cpum.s.Hyper.dr[2], pVCpu->cpum.s.Hyper.dr[3],
5016	pVCpu->cpum.s.Hyper.dr[4], pVCpu->cpum.s.Hyper.dr[5], pVCpu->cpum.s.Hyper.dr[6], pVCpu->cpum.s.Hyper.dr[7]);
5017	pHlp->pfnPrintf(pHlp, "CR4OrMask=%#x CR4AndMask=%#x\n", pVM->cpum.s.CR4.OrMask, pVM->cpum.s.CR4.AndMask);
5018	}
5019
5020
5021	/**
5022	* Display the host cpu state.
5023	*
5024	* @param pVM The cross context VM structure.
5025	* @param pHlp The info helper functions.
5026	* @param pszArgs Arguments, ignored.
5027	*/
5028	static DECLCALLBACK(void) cpumR3InfoHost(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
5029	{
5030	CPUMDUMPTYPE enmType;
5031	const char *pszComment;
5032	cpumR3InfoParseArg(pszArgs, &enmType, &pszComment);
5033	pHlp->pfnPrintf(pHlp, "Host CPUM state: %s\n", pszComment);
5034
5035	PVMCPU pVCpu = VMMGetCpu(pVM);
5036	if (!pVCpu)
5037	pVCpu = pVM->apCpusR3[0];
5038	PCPUMHOSTCTX pCtx = &pVCpu->cpum.s.Host;
5039
5040	/*
5041	* Format the EFLAGS.
5042	*/
5043	uint64_t efl = pCtx->rflags;
5044	char szEFlags[80];
5045	cpumR3InfoFormatFlags(&szEFlags[0], efl);
5046
5047	/*
5048	* Format the registers.
5049	*/
5050	pHlp->pfnPrintf(pHlp,
5051	"rax=xxxxxxxxxxxxxxxx rbx=%016RX64 rcx=xxxxxxxxxxxxxxxx\n"
5052	"rdx=xxxxxxxxxxxxxxxx rsi=%016RX64 rdi=%016RX64\n"
5053	"rip=xxxxxxxxxxxxxxxx rsp=%016RX64 rbp=%016RX64\n"
5054	" r8=xxxxxxxxxxxxxxxx r9=xxxxxxxxxxxxxxxx r10=%016RX64\n"
5055	"r11=%016RX64 r12=%016RX64 r13=%016RX64\n"
5056	"r14=%016RX64 r15=%016RX64\n"
5057	"iopl=%d %31s\n"
5058	"cs=%04x ds=%04x es=%04x fs=%04x gs=%04x eflags=%08RX64\n"
5059	"cr0=%016RX64 cr2=xxxxxxxxxxxxxxxx cr3=%016RX64\n"
5060	"cr4=%016RX64 ldtr=%04x tr=%04x\n"
5061	"dr[0]=%016RX64 dr[1]=%016RX64 dr[2]=%016RX64\n"
5062	"dr[3]=%016RX64 dr[6]=%016RX64 dr[7]=%016RX64\n"
5063	"gdtr=%016RX64:%04x idtr=%016RX64:%04x\n"
5064	"SysEnter={cs=%04x eip=%08x esp=%08x}\n"
5065	"FSbase=%016RX64 GSbase=%016RX64 efer=%08RX64\n"
5066	,
5067	/pCtx->rax,/ pCtx->rbx, /*pCtx->rcx,
5068	pCtx->rdx,*/ pCtx->rsi, pCtx->rdi,
5069	/pCtx->rip,/ pCtx->rsp, pCtx->rbp,
5070	/pCtx->r8, pCtx->r9,/ pCtx->r10,
5071	pCtx->r11, pCtx->r12, pCtx->r13,
5072	pCtx->r14, pCtx->r15,
5073	X86_EFL_GET_IOPL(efl), szEFlags,
5074	pCtx->cs, pCtx->ds, pCtx->es, pCtx->fs, pCtx->gs, efl,
5075	pCtx->cr0, /pCtx->cr2,/ pCtx->cr3,
5076	pCtx->cr4, pCtx->ldtr, pCtx->tr,
5077	pCtx->dr0, pCtx->dr1, pCtx->dr2,
5078	pCtx->dr3, pCtx->dr6, pCtx->dr7,
5079	pCtx->gdtr.uAddr, pCtx->gdtr.cb, pCtx->idtr.uAddr, pCtx->idtr.cb,
5080	pCtx->SysEnter.cs, pCtx->SysEnter.eip, pCtx->SysEnter.esp,
5081	pCtx->FSbase, pCtx->GSbase, pCtx->efer);
5082	}
5083
5084	/**
5085	* Structure used when disassembling and instructions in DBGF.
5086	* This is used so the reader function can get the stuff it needs.
5087	*/
5088	typedef struct CPUMDISASSTATE
5089	{
5090	/** Pointer to the CPU structure. */
5091	PDISSTATE pDis;
5092	/** Pointer to the VM. */
5093	PVM pVM;
5094	/** Pointer to the VMCPU. */
5095	PVMCPU pVCpu;
5096	/** Pointer to the first byte in the segment. */
5097	RTGCUINTPTR GCPtrSegBase;
5098	/** Pointer to the byte after the end of the segment. (might have wrapped!) */
5099	RTGCUINTPTR GCPtrSegEnd;
5100	/** The size of the segment minus 1. */
5101	RTGCUINTPTR cbSegLimit;
5102	/** Pointer to the current page - R3 Ptr. */
5103	void const *pvPageR3;
5104	/** Pointer to the current page - GC Ptr. */
5105	RTGCPTR pvPageGC;
5106	/** The lock information that PGMPhysReleasePageMappingLock needs. */
5107	PGMPAGEMAPLOCK PageMapLock;
5108	/** Whether the PageMapLock is valid or not. */
5109	bool fLocked;
5110	/** 64 bits mode or not. */
5111	bool f64Bits;
5112	} CPUMDISASSTATE, *PCPUMDISASSTATE;
5113
5114
5115	/**
5116	* @callback_method_impl{FNDISREADBYTES}
5117	*/
5118	static DECLCALLBACK(int) cpumR3DisasInstrRead(PDISSTATE pDis, uint8_t offInstr, uint8_t cbMinRead, uint8_t cbMaxRead)
5119	{
5120	PCPUMDISASSTATE pState = (PCPUMDISASSTATE)pDis->pvUser;
5121	for (;;)
5122	{
5123	RTGCUINTPTR GCPtr = pDis->uInstrAddr + offInstr + pState->GCPtrSegBase;
5124
5125	/*
5126	* Need to update the page translation?
5127	*/
5128	if ( !pState->pvPageR3
5129	\|\| (GCPtr >> GUEST_PAGE_SHIFT) != (pState->pvPageGC >> GUEST_PAGE_SHIFT))
5130	{
5131	/* translate the address */
5132	pState->pvPageGC = GCPtr & ~(RTGCPTR)GUEST_PAGE_OFFSET_MASK;
5133
5134	/* Release mapping lock previously acquired. */
5135	if (pState->fLocked)
5136	PGMPhysReleasePageMappingLock(pState->pVM, &pState->PageMapLock);
5137	int rc = PGMPhysGCPtr2CCPtrReadOnly(pState->pVCpu, pState->pvPageGC, &pState->pvPageR3, &pState->PageMapLock);
5138	if (RT_SUCCESS(rc))
5139	pState->fLocked = true;
5140	else
5141	{
5142	pState->fLocked = false;
5143	pState->pvPageR3 = NULL;
5144	return rc;
5145	}
5146	}
5147
5148	/*
5149	* Check the segment limit.
5150	*/
5151	if (!pState->f64Bits && pDis->uInstrAddr + offInstr > pState->cbSegLimit)
5152	return VERR_OUT_OF_SELECTOR_BOUNDS;
5153
5154	/*
5155	* Calc how much we can read.
5156	*/
5157	uint32_t cb = GUEST_PAGE_SIZE - (GCPtr & GUEST_PAGE_OFFSET_MASK);
5158	if (!pState->f64Bits)
5159	{
5160	RTGCUINTPTR cbSeg = pState->GCPtrSegEnd - GCPtr;
5161	if (cb > cbSeg && cbSeg)
5162	cb = cbSeg;
5163	}
5164	if (cb > cbMaxRead)
5165	cb = cbMaxRead;
5166
5167	/*
5168	* Read and advance or exit.
5169	*/
5170	memcpy(&pDis->Instr.ab[offInstr], (uint8_t *)pState->pvPageR3 + (GCPtr & GUEST_PAGE_OFFSET_MASK), cb);
5171	offInstr += (uint8_t)cb;
5172	if (cb >= cbMinRead)
5173	{
5174	pDis->cbCachedInstr = offInstr;
5175	return VINF_SUCCESS;
5176	}
5177	cbMinRead -= (uint8_t)cb;
5178	cbMaxRead -= (uint8_t)cb;
5179	}
5180	}
5181
5182
5183	/**
5184	* Disassemble an instruction and return the information in the provided structure.
5185	*
5186	* @returns VBox status code.
5187	* @param pVM The cross context VM structure.
5188	* @param pVCpu The cross context virtual CPU structure.
5189	* @param pCtx Pointer to the guest CPU context.
5190	* @param GCPtrPC Program counter (relative to CS) to disassemble from.
5191	* @param pDis Disassembly state.
5192	* @param pszPrefix String prefix for logging (debug only).
5193	*
5194	*/
5195	VMMR3DECL(int) CPUMR3DisasmInstrCPU(PVM pVM, PVMCPU pVCpu, PCPUMCTX pCtx, RTGCPTR GCPtrPC, PDISSTATE pDis,
5196	const char *pszPrefix)
5197	{
5198	CPUMDISASSTATE State;
5199	int rc;
5200
5201	const PGMMODE enmMode = PGMGetGuestMode(pVCpu);
5202	State.pDis = pDis;
5203	State.pvPageGC = 0;
5204	State.pvPageR3 = NULL;
5205	State.pVM = pVM;
5206	State.pVCpu = pVCpu;
5207	State.fLocked = false;
5208	State.f64Bits = false;
5209
5210	/*
5211	* Get selector information.
5212	*/
5213	DISCPUMODE enmDisCpuMode;
5214	if ( (pCtx->cr0 & X86_CR0_PE)
5215	&& pCtx->eflags.Bits.u1VM == 0)
5216	{
5217	if (!CPUMSELREG_ARE_HIDDEN_PARTS_VALID(pVCpu, &pCtx->cs))
5218	return VERR_CPUM_HIDDEN_CS_LOAD_ERROR;
5219	State.f64Bits = enmMode >= PGMMODE_AMD64 && pCtx->cs.Attr.n.u1Long;
5220	State.GCPtrSegBase = pCtx->cs.u64Base;
5221	State.GCPtrSegEnd = pCtx->cs.u32Limit + 1 + (RTGCUINTPTR)pCtx->cs.u64Base;
5222	State.cbSegLimit = pCtx->cs.u32Limit;
5223	enmDisCpuMode = (State.f64Bits)
5224	? DISCPUMODE_64BIT
5225	: pCtx->cs.Attr.n.u1DefBig
5226	? DISCPUMODE_32BIT
5227	: DISCPUMODE_16BIT;
5228	}
5229	else
5230	{
5231	/* real or V86 mode */
5232	enmDisCpuMode = DISCPUMODE_16BIT;
5233	State.GCPtrSegBase = pCtx->cs.Sel * 16;
5234	State.GCPtrSegEnd = 0xFFFFFFFF;
5235	State.cbSegLimit = 0xFFFFFFFF;
5236	}
5237
5238	/*
5239	* Disassemble the instruction.
5240	*/
5241	uint32_t cbInstr;
5242	#ifndef LOG_ENABLED
5243	RT_NOREF_PV(pszPrefix);
5244	rc = DISInstrWithReader(GCPtrPC, enmDisCpuMode, cpumR3DisasInstrRead, &State, pDis, &cbInstr);
5245	if (RT_SUCCESS(rc))
5246	{
5247	#else
5248	char szOutput[160];
5249	rc = DISInstrToStrWithReader(GCPtrPC, enmDisCpuMode, cpumR3DisasInstrRead, &State,
5250	pDis, &cbInstr, szOutput, sizeof(szOutput));
5251	if (RT_SUCCESS(rc))
5252	{
5253	/* log it */
5254	if (pszPrefix)
5255	Log(("%s-CPU%d: %s", pszPrefix, pVCpu->idCpu, szOutput));
5256	else
5257	Log(("%s", szOutput));
5258	#endif
5259	rc = VINF_SUCCESS;
5260	}
5261	else
5262	Log(("CPUMR3DisasmInstrCPU: DISInstr failed for %04X:%RGv rc=%Rrc\n", pCtx->cs.Sel, GCPtrPC, rc));
5263
5264	/* Release mapping lock acquired in cpumR3DisasInstrRead. */
5265	if (State.fLocked)
5266	PGMPhysReleasePageMappingLock(pVM, &State.PageMapLock);
5267
5268	return rc;
5269	}
5270
5271
5272
5273	/**
5274	* API for controlling a few of the CPU features found in CR4.
5275	*
5276	* Currently only X86_CR4_TSD is accepted as input.
5277	*
5278	* @returns VBox status code.
5279	*
5280	* @param pVM The cross context VM structure.
5281	* @param fOr The CR4 OR mask.
5282	* @param fAnd The CR4 AND mask.
5283	*/
5284	VMMR3DECL(int) CPUMR3SetCR4Feature(PVM pVM, RTHCUINTREG fOr, RTHCUINTREG fAnd)
5285	{
5286	AssertMsgReturn(!(fOr & ~(X86_CR4_TSD)), ("%#x\n", fOr), VERR_INVALID_PARAMETER);
5287	AssertMsgReturn((fAnd & ~(X86_CR4_TSD)) == ~(X86_CR4_TSD), ("%#x\n", fAnd), VERR_INVALID_PARAMETER);
5288
5289	pVM->cpum.s.CR4.OrMask &= fAnd;
5290	pVM->cpum.s.CR4.OrMask \|= fOr;
5291
5292	return VINF_SUCCESS;
5293	}
5294
5295
5296	/**
5297	* Called when the ring-3 init phase completes.
5298	*
5299	* @returns VBox status code.
5300	* @param pVM The cross context VM structure.
5301	* @param enmWhat Which init phase.
5302	*/
5303	VMMR3DECL(int) CPUMR3InitCompleted(PVM pVM, VMINITCOMPLETED enmWhat)
5304	{
5305	switch (enmWhat)
5306	{
5307	case VMINITCOMPLETED_RING3:
5308	{
5309	/*
5310	* Figure out if the guest uses 32-bit or 64-bit FPU state at runtime for 64-bit capable VMs.
5311	* Only applicable/used on 64-bit hosts, refer CPUMR0A.asm. See @bugref{7138}.
5312	*/
5313	bool const fSupportsLongMode = VMR3IsLongModeAllowed(pVM);
5314	for (VMCPUID idCpu = 0; idCpu < pVM->cCpus; idCpu++)
5315	{
5316	PVMCPU pVCpu = pVM->apCpusR3[idCpu];
5317
5318	/* While loading a saved-state we fix it up in, cpumR3LoadDone(). */
5319	if (fSupportsLongMode)
5320	pVCpu->cpum.s.fUseFlags \|= CPUM_USE_SUPPORTS_LONGMODE;
5321	}
5322
5323	/* Register statistic counters for MSRs. */
5324	cpumR3MsrRegStats(pVM);
5325
5326	/* There shouldn't be any more calls to CPUMR3SetGuestCpuIdFeature and
5327	CPUMR3ClearGuestCpuIdFeature now, so do some final CPUID polishing (NX). */
5328	cpumR3CpuIdRing3InitDone(pVM);
5329
5330	/* Create VMX-preemption timer for nested guests if required. Must be
5331	done here as CPUM is initialized before TM. */
5332	if (pVM->cpum.s.GuestFeatures.fVmx)
5333	{
5334	for (VMCPUID idCpu = 0; idCpu < pVM->cCpus; idCpu++)
5335	{
5336	PVMCPU pVCpu = pVM->apCpusR3[idCpu];
5337	char szName[32];
5338	RTStrPrintf(szName, sizeof(szName), "Nested VMX-preemption %u", idCpu);
5339	int rc = TMR3TimerCreate(pVM, TMCLOCK_VIRTUAL_SYNC, cpumR3VmxPreemptTimerCallback, pVCpu,
5340	TMTIMER_FLAGS_RING0, szName, &pVCpu->cpum.s.hNestedVmxPreemptTimer);
5341	AssertLogRelRCReturn(rc, rc);
5342	}
5343	}
5344
5345	/*
5346	* Map guest RAM via MTRRs.
5347	*/
5348	if (pVM->cpum.s.fMtrrRead)
5349	{
5350	int const rc = cpumR3MapMtrrs(pVM);
5351	if (RT_SUCCESS(rc))
5352	{ /* likely */ }
5353	else
5354	return rc;
5355	}
5356	break;
5357	}
5358
5359	default:
5360	break;
5361	}
5362	return VINF_SUCCESS;
5363	}
5364
5365
5366	/**
5367	* Called when the ring-0 init phases completed.
5368	*
5369	* @param pVM The cross context VM structure.
5370	*/
5371	VMMR3DECL(void) CPUMR3LogCpuIdAndMsrFeatures(PVM pVM)
5372	{
5373	/*
5374	* Enable log buffering as we're going to log a lot of lines.
5375	*/
5376	bool const fOldBuffered = RTLogRelSetBuffering(true /fBuffered/);
5377
5378	/*
5379	* Log the cpuid.
5380	*/
5381	RTCPUSET OnlineSet;
5382	LogRel(("CPUM: Logical host processors: %u present, %u max, %u online, online mask: %016RX64\n",
5383	(unsigned)RTMpGetPresentCount(), (unsigned)RTMpGetCount(), (unsigned)RTMpGetOnlineCount(),
5384	RTCpuSetToU64(RTMpGetOnlineSet(&OnlineSet)) ));
5385	RTCPUID cCores = RTMpGetCoreCount();
5386	if (cCores)
5387	LogRel(("CPUM: Physical host cores: %u\n", (unsigned)cCores));
5388	LogRel(("*********************** CPUID dump **********************\n"));
5389	DBGFR3Info(pVM->pUVM, "cpuid", "verbose", DBGFR3InfoLogRelHlp());
5390	LogRel(("\n"));
5391	DBGFR3_INFO_LOG_SAFE(pVM, "cpuid", "verbose"); /* macro */
5392	LogRel(("****************** End of CPUID dump ********************\n"));
5393
5394	/*
5395	* Log VT-x extended features.
5396	*
5397	* SVM features are currently all covered under CPUID so there is nothing
5398	* to do here for SVM.
5399	*/
5400	if (pVM->cpum.s.HostFeatures.fVmx)
5401	{
5402	LogRel(("********************* VT-x features *********************\n"));
5403	DBGFR3Info(pVM->pUVM, "cpumvmxfeat", "default", DBGFR3InfoLogRelHlp());
5404	LogRel(("\n"));
5405	LogRel(("***************** End of VT-x features ******************\n"));
5406	}
5407
5408	/*
5409	* Restore the log buffering state to what it was previously.
5410	*/
5411	RTLogRelSetBuffering(fOldBuffered);
5412	}
5413
5414
5415	/**
5416	* Marks the guest debug state as active.
5417	*
5418	* @param pVCpu The cross context virtual CPU structure.
5419	*
5420	* @note This is used solely by NEM (hence the name) to set the correct flags here
5421	* without loading the host's DRx registers, which is not possible from ring-3 anyway.
5422	* The specific NEM backends have to make sure to load the correct values.
5423	*/
5424	VMMR3_INT_DECL(void) CPUMR3NemActivateGuestDebugState(PVMCPUCC pVCpu)
5425	{
5426	ASMAtomicAndU32(&pVCpu->cpum.s.fUseFlags, ~CPUM_USED_DEBUG_REGS_HYPER);
5427	ASMAtomicOrU32(&pVCpu->cpum.s.fUseFlags, CPUM_USED_DEBUG_REGS_GUEST);
5428	}
5429
5430
5431	/**
5432	* Marks the hyper debug state as active.
5433	*
5434	* @param pVCpu The cross context virtual CPU structure.
5435	*
5436	* @note This is used solely by NEM (hence the name) to set the correct flags here
5437	* without loading the host's DRx registers, which is not possible from ring-3 anyway.
5438	* The specific NEM backends have to make sure to load the correct values.
5439	*/
5440	VMMR3_INT_DECL(void) CPUMR3NemActivateHyperDebugState(PVMCPUCC pVCpu)
5441	{
5442	/*
5443	* Make sure the hypervisor values are up to date.
5444	*/
5445	CPUMRecalcHyperDRx(pVCpu, UINT8_MAX /* no loading, please */);
5446
5447	ASMAtomicAndU32(&pVCpu->cpum.s.fUseFlags, ~CPUM_USED_DEBUG_REGS_GUEST);
5448	ASMAtomicOrU32(&pVCpu->cpum.s.fUseFlags, CPUM_USED_DEBUG_REGS_HYPER);
5449	}

Note: See TracBrowser for help on using the repository browser.

Context Navigation

source: vbox/trunk/src/VBox/VMM/VMMR3/CPUM.cpp

Download in other formats: