VirtualBox

About
Screenshots
Downloads
Documentation
End-user docs
Technical docs
Contribute
Community

Browse Source

Context Navigation

source: vbox/trunk/src/VBox/VMM/VMMAll/HMVMXAll.cpp@ 93725

Last change on this file since 93725 was 93725, checked in by vboxsync, 2 years ago
VMM: More arm64 adjustments. bugref:9898
Property svn:eol-style set to `native` Property svn:keywords set to `Author Date Id Revision`
File size: 78.9 KB

Line
1	/* $Id: HMVMXAll.cpp 93725 2022-02-14 13:46:16Z vboxsync $ */
2	/** @file
3	* HM VMX (VT-x) - All contexts.
4	*/
5
6	/*
7	* Copyright (C) 2018-2022 Oracle Corporation
8	*
9	* This file is part of VirtualBox Open Source Edition (OSE), as
10	* available from http://www.virtualbox.org. This file is free software;
11	* you can redistribute it and/or modify it under the terms of the GNU
12	* General Public License (GPL) as published by the Free Software
13	* Foundation, in version 2 as it comes in the "COPYING" file of the
14	* VirtualBox OSE distribution. VirtualBox OSE is distributed in the
15	* hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
16	*/
17
18
19	/*********************************************************************************************************************************
20	* Header Files *
21	*********************************************************************************************************************************/
22	#define LOG_GROUP LOG_GROUP_HM
23	#define VMCPU_INCL_CPUM_GST_CTX
24	#include "HMInternal.h"
25	#include <VBox/vmm/hmvmxinline.h>
26	#include <VBox/vmm/vmcc.h>
27	#include <VBox/vmm/pdmapi.h>
28	#include <iprt/errcore.h>
29
30	#if defined(RT_ARCH_AMD64) \|\| defined(RT_ARCH_X86)
31	# include <iprt/asm-amd64-x86.h> /* ASMCpuId_EAX */
32	#endif
33
34
35	/*********************************************************************************************************************************
36	* Global Variables *
37	*********************************************************************************************************************************/
38	#define VMXV_DIAG_DESC(a_Def, a_Desc) #a_Def " - " #a_Desc
39	/** VMX virtual-instructions and VM-exit diagnostics. */
40	static const char * const g_apszVmxVDiagDesc[] =
41	{
42	/* Internal processing errors. */
43	VMXV_DIAG_DESC(kVmxVDiag_None , "None" ),
44	VMXV_DIAG_DESC(kVmxVDiag_Ipe_1 , "Ipe_1" ),
45	VMXV_DIAG_DESC(kVmxVDiag_Ipe_2 , "Ipe_2" ),
46	VMXV_DIAG_DESC(kVmxVDiag_Ipe_3 , "Ipe_3" ),
47	VMXV_DIAG_DESC(kVmxVDiag_Ipe_4 , "Ipe_4" ),
48	VMXV_DIAG_DESC(kVmxVDiag_Ipe_5 , "Ipe_5" ),
49	VMXV_DIAG_DESC(kVmxVDiag_Ipe_6 , "Ipe_6" ),
50	VMXV_DIAG_DESC(kVmxVDiag_Ipe_7 , "Ipe_7" ),
51	VMXV_DIAG_DESC(kVmxVDiag_Ipe_8 , "Ipe_8" ),
52	VMXV_DIAG_DESC(kVmxVDiag_Ipe_9 , "Ipe_9" ),
53	VMXV_DIAG_DESC(kVmxVDiag_Ipe_10 , "Ipe_10" ),
54	VMXV_DIAG_DESC(kVmxVDiag_Ipe_11 , "Ipe_11" ),
55	VMXV_DIAG_DESC(kVmxVDiag_Ipe_12 , "Ipe_12" ),
56	VMXV_DIAG_DESC(kVmxVDiag_Ipe_13 , "Ipe_13" ),
57	VMXV_DIAG_DESC(kVmxVDiag_Ipe_14 , "Ipe_14" ),
58	VMXV_DIAG_DESC(kVmxVDiag_Ipe_15 , "Ipe_15" ),
59	VMXV_DIAG_DESC(kVmxVDiag_Ipe_16 , "Ipe_16" ),
60	/* VMXON. */
61	VMXV_DIAG_DESC(kVmxVDiag_Vmxon_A20M , "A20M" ),
62	VMXV_DIAG_DESC(kVmxVDiag_Vmxon_Cpl , "Cpl" ),
63	VMXV_DIAG_DESC(kVmxVDiag_Vmxon_Cr0Fixed0 , "Cr0Fixed0" ),
64	VMXV_DIAG_DESC(kVmxVDiag_Vmxon_Cr0Fixed1 , "Cr0Fixed1" ),
65	VMXV_DIAG_DESC(kVmxVDiag_Vmxon_Cr4Fixed0 , "Cr4Fixed0" ),
66	VMXV_DIAG_DESC(kVmxVDiag_Vmxon_Cr4Fixed1 , "Cr4Fixed1" ),
67	VMXV_DIAG_DESC(kVmxVDiag_Vmxon_Intercept , "Intercept" ),
68	VMXV_DIAG_DESC(kVmxVDiag_Vmxon_LongModeCS , "LongModeCS" ),
69	VMXV_DIAG_DESC(kVmxVDiag_Vmxon_MsrFeatCtl , "MsrFeatCtl" ),
70	VMXV_DIAG_DESC(kVmxVDiag_Vmxon_PtrAbnormal , "PtrAbnormal" ),
71	VMXV_DIAG_DESC(kVmxVDiag_Vmxon_PtrAlign , "PtrAlign" ),
72	VMXV_DIAG_DESC(kVmxVDiag_Vmxon_PtrMap , "PtrMap" ),
73	VMXV_DIAG_DESC(kVmxVDiag_Vmxon_PtrReadPhys , "PtrReadPhys" ),
74	VMXV_DIAG_DESC(kVmxVDiag_Vmxon_PtrWidth , "PtrWidth" ),
75	VMXV_DIAG_DESC(kVmxVDiag_Vmxon_RealOrV86Mode , "RealOrV86Mode" ),
76	VMXV_DIAG_DESC(kVmxVDiag_Vmxon_ShadowVmcs , "ShadowVmcs" ),
77	VMXV_DIAG_DESC(kVmxVDiag_Vmxon_VmxAlreadyRoot , "VmxAlreadyRoot" ),
78	VMXV_DIAG_DESC(kVmxVDiag_Vmxon_Vmxe , "Vmxe" ),
79	VMXV_DIAG_DESC(kVmxVDiag_Vmxon_VmcsRevId , "VmcsRevId" ),
80	VMXV_DIAG_DESC(kVmxVDiag_Vmxon_VmxRootCpl , "VmxRootCpl" ),
81	/* VMXOFF. */
82	VMXV_DIAG_DESC(kVmxVDiag_Vmxoff_Cpl , "Cpl" ),
83	VMXV_DIAG_DESC(kVmxVDiag_Vmxoff_Intercept , "Intercept" ),
84	VMXV_DIAG_DESC(kVmxVDiag_Vmxoff_LongModeCS , "LongModeCS" ),
85	VMXV_DIAG_DESC(kVmxVDiag_Vmxoff_RealOrV86Mode , "RealOrV86Mode" ),
86	VMXV_DIAG_DESC(kVmxVDiag_Vmxoff_Vmxe , "Vmxe" ),
87	VMXV_DIAG_DESC(kVmxVDiag_Vmxoff_VmxRoot , "VmxRoot" ),
88	/* VMPTRLD. */
89	VMXV_DIAG_DESC(kVmxVDiag_Vmptrld_Cpl , "Cpl" ),
90	VMXV_DIAG_DESC(kVmxVDiag_Vmptrld_LongModeCS , "LongModeCS" ),
91	VMXV_DIAG_DESC(kVmxVDiag_Vmptrld_PtrAbnormal , "PtrAbnormal" ),
92	VMXV_DIAG_DESC(kVmxVDiag_Vmptrld_PtrAlign , "PtrAlign" ),
93	VMXV_DIAG_DESC(kVmxVDiag_Vmptrld_PtrMap , "PtrMap" ),
94	VMXV_DIAG_DESC(kVmxVDiag_Vmptrld_PtrReadPhys , "PtrReadPhys" ),
95	VMXV_DIAG_DESC(kVmxVDiag_Vmptrld_PtrVmxon , "PtrVmxon" ),
96	VMXV_DIAG_DESC(kVmxVDiag_Vmptrld_PtrWidth , "PtrWidth" ),
97	VMXV_DIAG_DESC(kVmxVDiag_Vmptrld_RealOrV86Mode , "RealOrV86Mode" ),
98	VMXV_DIAG_DESC(kVmxVDiag_Vmptrld_RevPtrReadPhys , "RevPtrReadPhys" ),
99	VMXV_DIAG_DESC(kVmxVDiag_Vmptrld_ShadowVmcs , "ShadowVmcs" ),
100	VMXV_DIAG_DESC(kVmxVDiag_Vmptrld_VmcsRevId , "VmcsRevId" ),
101	VMXV_DIAG_DESC(kVmxVDiag_Vmptrld_VmxRoot , "VmxRoot" ),
102	/* VMPTRST. */
103	VMXV_DIAG_DESC(kVmxVDiag_Vmptrst_Cpl , "Cpl" ),
104	VMXV_DIAG_DESC(kVmxVDiag_Vmptrst_LongModeCS , "LongModeCS" ),
105	VMXV_DIAG_DESC(kVmxVDiag_Vmptrst_PtrMap , "PtrMap" ),
106	VMXV_DIAG_DESC(kVmxVDiag_Vmptrst_RealOrV86Mode , "RealOrV86Mode" ),
107	VMXV_DIAG_DESC(kVmxVDiag_Vmptrst_VmxRoot , "VmxRoot" ),
108	/* VMCLEAR. */
109	VMXV_DIAG_DESC(kVmxVDiag_Vmclear_Cpl , "Cpl" ),
110	VMXV_DIAG_DESC(kVmxVDiag_Vmclear_LongModeCS , "LongModeCS" ),
111	VMXV_DIAG_DESC(kVmxVDiag_Vmclear_PtrAbnormal , "PtrAbnormal" ),
112	VMXV_DIAG_DESC(kVmxVDiag_Vmclear_PtrAlign , "PtrAlign" ),
113	VMXV_DIAG_DESC(kVmxVDiag_Vmclear_PtrMap , "PtrMap" ),
114	VMXV_DIAG_DESC(kVmxVDiag_Vmclear_PtrReadPhys , "PtrReadPhys" ),
115	VMXV_DIAG_DESC(kVmxVDiag_Vmclear_PtrVmxon , "PtrVmxon" ),
116	VMXV_DIAG_DESC(kVmxVDiag_Vmclear_PtrWidth , "PtrWidth" ),
117	VMXV_DIAG_DESC(kVmxVDiag_Vmclear_RealOrV86Mode , "RealOrV86Mode" ),
118	VMXV_DIAG_DESC(kVmxVDiag_Vmclear_VmxRoot , "VmxRoot" ),
119	/* VMWRITE. */
120	VMXV_DIAG_DESC(kVmxVDiag_Vmwrite_Cpl , "Cpl" ),
121	VMXV_DIAG_DESC(kVmxVDiag_Vmwrite_FieldInvalid , "FieldInvalid" ),
122	VMXV_DIAG_DESC(kVmxVDiag_Vmwrite_FieldRo , "FieldRo" ),
123	VMXV_DIAG_DESC(kVmxVDiag_Vmwrite_LinkPtrInvalid , "LinkPtrInvalid" ),
124	VMXV_DIAG_DESC(kVmxVDiag_Vmwrite_LongModeCS , "LongModeCS" ),
125	VMXV_DIAG_DESC(kVmxVDiag_Vmwrite_PtrInvalid , "PtrInvalid" ),
126	VMXV_DIAG_DESC(kVmxVDiag_Vmwrite_PtrMap , "PtrMap" ),
127	VMXV_DIAG_DESC(kVmxVDiag_Vmwrite_RealOrV86Mode , "RealOrV86Mode" ),
128	VMXV_DIAG_DESC(kVmxVDiag_Vmwrite_VmxRoot , "VmxRoot" ),
129	/* VMREAD. */
130	VMXV_DIAG_DESC(kVmxVDiag_Vmread_Cpl , "Cpl" ),
131	VMXV_DIAG_DESC(kVmxVDiag_Vmread_FieldInvalid , "FieldInvalid" ),
132	VMXV_DIAG_DESC(kVmxVDiag_Vmread_LinkPtrInvalid , "LinkPtrInvalid" ),
133	VMXV_DIAG_DESC(kVmxVDiag_Vmread_LongModeCS , "LongModeCS" ),
134	VMXV_DIAG_DESC(kVmxVDiag_Vmread_PtrInvalid , "PtrInvalid" ),
135	VMXV_DIAG_DESC(kVmxVDiag_Vmread_PtrMap , "PtrMap" ),
136	VMXV_DIAG_DESC(kVmxVDiag_Vmread_RealOrV86Mode , "RealOrV86Mode" ),
137	VMXV_DIAG_DESC(kVmxVDiag_Vmread_VmxRoot , "VmxRoot" ),
138	/* INVVPID. */
139	VMXV_DIAG_DESC(kVmxVDiag_Invvpid_Cpl , "Cpl" ),
140	VMXV_DIAG_DESC(kVmxVDiag_Invvpid_DescRsvd , "DescRsvd" ),
141	VMXV_DIAG_DESC(kVmxVDiag_Invvpid_LongModeCS , "LongModeCS" ),
142	VMXV_DIAG_DESC(kVmxVDiag_Invvpid_RealOrV86Mode , "RealOrV86Mode" ),
143	VMXV_DIAG_DESC(kVmxVDiag_Invvpid_TypeInvalid , "TypeInvalid" ),
144	VMXV_DIAG_DESC(kVmxVDiag_Invvpid_Type0InvalidAddr , "Type0InvalidAddr" ),
145	VMXV_DIAG_DESC(kVmxVDiag_Invvpid_Type0InvalidVpid , "Type0InvalidVpid" ),
146	VMXV_DIAG_DESC(kVmxVDiag_Invvpid_Type1InvalidVpid , "Type1InvalidVpid" ),
147	VMXV_DIAG_DESC(kVmxVDiag_Invvpid_Type3InvalidVpid , "Type3InvalidVpid" ),
148	VMXV_DIAG_DESC(kVmxVDiag_Invvpid_VmxRoot , "VmxRoot" ),
149	/* INVEPT. */
150	VMXV_DIAG_DESC(kVmxVDiag_Invept_Cpl , "Cpl" ),
151	VMXV_DIAG_DESC(kVmxVDiag_Invept_DescRsvd , "DescRsvd" ),
152	VMXV_DIAG_DESC(kVmxVDiag_Invept_EptpInvalid , "EptpInvalid" ),
153	VMXV_DIAG_DESC(kVmxVDiag_Invept_LongModeCS , "LongModeCS" ),
154	VMXV_DIAG_DESC(kVmxVDiag_Invept_RealOrV86Mode , "RealOrV86Mode" ),
155	VMXV_DIAG_DESC(kVmxVDiag_Invept_TypeInvalid , "TypeInvalid" ),
156	VMXV_DIAG_DESC(kVmxVDiag_Invept_VmxRoot , "VmxRoot" ),
157	/* VMLAUNCH/VMRESUME. */
158	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_AddrApicAccess , "AddrApicAccess" ),
159	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_AddrApicAccessEqVirtApic , "AddrApicAccessEqVirtApic" ),
160	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_AddrApicAccessHandlerReg , "AddrApicAccessHandlerReg" ),
161	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_AddrEntryMsrLoad , "AddrEntryMsrLoad" ),
162	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_AddrExitMsrLoad , "AddrExitMsrLoad" ),
163	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_AddrExitMsrStore , "AddrExitMsrStore" ),
164	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_AddrIoBitmapA , "AddrIoBitmapA" ),
165	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_AddrIoBitmapB , "AddrIoBitmapB" ),
166	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_AddrMsrBitmap , "AddrMsrBitmap" ),
167	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_AddrVirtApicPage , "AddrVirtApicPage" ),
168	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_AddrVmcsLinkPtr , "AddrVmcsLinkPtr" ),
169	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_AddrVmreadBitmap , "AddrVmreadBitmap" ),
170	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_AddrVmwriteBitmap , "AddrVmwriteBitmap" ),
171	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_ApicRegVirt , "ApicRegVirt" ),
172	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_BlocKMovSS , "BlockMovSS" ),
173	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_Cpl , "Cpl" ),
174	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_Cr3TargetCount , "Cr3TargetCount" ),
175	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_EntryCtlsAllowed1 , "EntryCtlsAllowed1" ),
176	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_EntryCtlsDisallowed0 , "EntryCtlsDisallowed0" ),
177	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_EntryInstrLen , "EntryInstrLen" ),
178	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_EntryInstrLenZero , "EntryInstrLenZero" ),
179	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_EntryIntInfoErrCodePe , "EntryIntInfoErrCodePe" ),
180	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_EntryIntInfoErrCodeVec , "EntryIntInfoErrCodeVec" ),
181	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_EntryIntInfoTypeVecRsvd , "EntryIntInfoTypeVecRsvd" ),
182	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_EntryXcptErrCodeRsvd , "EntryXcptErrCodeRsvd" ),
183	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_EptpAccessDirty , "EptpAccessDirty" ),
184	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_EptpPageWalkLength , "EptpPageWalkLength" ),
185	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_EptpMemType , "EptpMemType" ),
186	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_EptpRsvd , "EptpRsvd" ),
187	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_ExitCtlsAllowed1 , "ExitCtlsAllowed1" ),
188	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_ExitCtlsDisallowed0 , "ExitCtlsDisallowed0" ),
189	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestActStateHlt , "GuestActStateHlt" ),
190	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestActStateRsvd , "GuestActStateRsvd" ),
191	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestActStateShutdown , "GuestActStateShutdown" ),
192	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestActStateSsDpl , "GuestActStateSsDpl" ),
193	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestActStateStiMovSs , "GuestActStateStiMovSs" ),
194	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestCr0Fixed0 , "GuestCr0Fixed0" ),
195	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestCr0Fixed1 , "GuestCr0Fixed1" ),
196	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestCr0PgPe , "GuestCr0PgPe" ),
197	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestCr3 , "GuestCr3" ),
198	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestCr4Fixed0 , "GuestCr4Fixed0" ),
199	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestCr4Fixed1 , "GuestCr4Fixed1" ),
200	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestDebugCtl , "GuestDebugCtl" ),
201	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestDr7 , "GuestDr7" ),
202	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestEferMsr , "GuestEferMsr" ),
203	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestEferMsrRsvd , "GuestEferMsrRsvd" ),
204	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestGdtrBase , "GuestGdtrBase" ),
205	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestGdtrLimit , "GuestGdtrLimit" ),
206	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestIdtrBase , "GuestIdtrBase" ),
207	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestIdtrLimit , "GuestIdtrLimit" ),
208	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestIntStateEnclave , "GuestIntStateEnclave" ),
209	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestIntStateExtInt , "GuestIntStateExtInt" ),
210	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestIntStateNmi , "GuestIntStateNmi" ),
211	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestIntStateRFlagsSti , "GuestIntStateRFlagsSti" ),
212	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestIntStateRsvd , "GuestIntStateRsvd" ),
213	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestIntStateSmi , "GuestIntStateSmi" ),
214	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestIntStateStiMovSs , "GuestIntStateStiMovSs" ),
215	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestIntStateVirtNmi , "GuestIntStateVirtNmi" ),
216	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestPae , "GuestPae" ),
217	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestPatMsr , "GuestPatMsr" ),
218	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestPcide , "GuestPcide" ),
219	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestPdpte , "GuestPdpteRsvd" ),
220	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestPndDbgXcptBsNoTf , "GuestPndDbgXcptBsNoTf" ),
221	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestPndDbgXcptBsTf , "GuestPndDbgXcptBsTf" ),
222	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestPndDbgXcptRsvd , "GuestPndDbgXcptRsvd" ),
223	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestPndDbgXcptRtm , "GuestPndDbgXcptRtm" ),
224	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestRip , "GuestRip" ),
225	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestRipRsvd , "GuestRipRsvd" ),
226	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestRFlagsIf , "GuestRFlagsIf" ),
227	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestRFlagsRsvd , "GuestRFlagsRsvd" ),
228	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestRFlagsVm , "GuestRFlagsVm" ),
229	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegAttrCsDefBig , "GuestSegAttrCsDefBig" ),
230	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegAttrCsDplEqSs , "GuestSegAttrCsDplEqSs" ),
231	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegAttrCsDplLtSs , "GuestSegAttrCsDplLtSs" ),
232	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegAttrCsDplZero , "GuestSegAttrCsDplZero" ),
233	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegAttrCsType , "GuestSegAttrCsType" ),
234	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegAttrCsTypeRead , "GuestSegAttrCsTypeRead" ),
235	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegAttrDescTypeCs , "GuestSegAttrDescTypeCs" ),
236	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegAttrDescTypeDs , "GuestSegAttrDescTypeDs" ),
237	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegAttrDescTypeEs , "GuestSegAttrDescTypeEs" ),
238	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegAttrDescTypeFs , "GuestSegAttrDescTypeFs" ),
239	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegAttrDescTypeGs , "GuestSegAttrDescTypeGs" ),
240	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegAttrDescTypeSs , "GuestSegAttrDescTypeSs" ),
241	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegAttrDplRplCs , "GuestSegAttrDplRplCs" ),
242	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegAttrDplRplDs , "GuestSegAttrDplRplDs" ),
243	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegAttrDplRplEs , "GuestSegAttrDplRplEs" ),
244	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegAttrDplRplFs , "GuestSegAttrDplRplFs" ),
245	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegAttrDplRplGs , "GuestSegAttrDplRplGs" ),
246	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegAttrDplRplSs , "GuestSegAttrDplRplSs" ),
247	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegAttrGranCs , "GuestSegAttrGranCs" ),
248	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegAttrGranDs , "GuestSegAttrGranDs" ),
249	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegAttrGranEs , "GuestSegAttrGranEs" ),
250	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegAttrGranFs , "GuestSegAttrGranFs" ),
251	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegAttrGranGs , "GuestSegAttrGranGs" ),
252	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegAttrGranSs , "GuestSegAttrGranSs" ),
253	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegAttrLdtrDescType , "GuestSegAttrLdtrDescType" ),
254	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegAttrLdtrGran , "GuestSegAttrLdtrGran" ),
255	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegAttrLdtrPresent , "GuestSegAttrLdtrPresent" ),
256	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegAttrLdtrRsvd , "GuestSegAttrLdtrRsvd" ),
257	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegAttrLdtrType , "GuestSegAttrLdtrType" ),
258	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegAttrPresentCs , "GuestSegAttrPresentCs" ),
259	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegAttrPresentDs , "GuestSegAttrPresentDs" ),
260	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegAttrPresentEs , "GuestSegAttrPresentEs" ),
261	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegAttrPresentFs , "GuestSegAttrPresentFs" ),
262	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegAttrPresentGs , "GuestSegAttrPresentGs" ),
263	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegAttrPresentSs , "GuestSegAttrPresentSs" ),
264	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegAttrRsvdCs , "GuestSegAttrRsvdCs" ),
265	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegAttrRsvdDs , "GuestSegAttrRsvdDs" ),
266	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegAttrRsvdEs , "GuestSegAttrRsvdEs" ),
267	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegAttrRsvdFs , "GuestSegAttrRsvdFs" ),
268	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegAttrRsvdGs , "GuestSegAttrRsvdGs" ),
269	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegAttrRsvdSs , "GuestSegAttrRsvdSs" ),
270	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegAttrSsDplEqRpl , "GuestSegAttrSsDplEqRpl" ),
271	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegAttrSsDplZero , "GuestSegAttrSsDplZero " ),
272	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegAttrSsType , "GuestSegAttrSsType" ),
273	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegAttrTrDescType , "GuestSegAttrTrDescType" ),
274	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegAttrTrGran , "GuestSegAttrTrGran" ),
275	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegAttrTrPresent , "GuestSegAttrTrPresent" ),
276	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegAttrTrRsvd , "GuestSegAttrTrRsvd" ),
277	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegAttrTrType , "GuestSegAttrTrType" ),
278	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegAttrTrUnusable , "GuestSegAttrTrUnusable" ),
279	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegAttrTypeAccCs , "GuestSegAttrTypeAccCs" ),
280	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegAttrTypeAccDs , "GuestSegAttrTypeAccDs" ),
281	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegAttrTypeAccEs , "GuestSegAttrTypeAccEs" ),
282	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegAttrTypeAccFs , "GuestSegAttrTypeAccFs" ),
283	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegAttrTypeAccGs , "GuestSegAttrTypeAccGs" ),
284	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegAttrTypeAccSs , "GuestSegAttrTypeAccSs" ),
285	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegAttrV86Cs , "GuestSegAttrV86Cs" ),
286	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegAttrV86Ds , "GuestSegAttrV86Ds" ),
287	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegAttrV86Es , "GuestSegAttrV86Es" ),
288	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegAttrV86Fs , "GuestSegAttrV86Fs" ),
289	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegAttrV86Gs , "GuestSegAttrV86Gs" ),
290	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegAttrV86Ss , "GuestSegAttrV86Ss" ),
291	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegBaseCs , "GuestSegBaseCs" ),
292	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegBaseDs , "GuestSegBaseDs" ),
293	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegBaseEs , "GuestSegBaseEs" ),
294	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegBaseFs , "GuestSegBaseFs" ),
295	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegBaseGs , "GuestSegBaseGs" ),
296	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegBaseLdtr , "GuestSegBaseLdtr" ),
297	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegBaseSs , "GuestSegBaseSs" ),
298	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegBaseTr , "GuestSegBaseTr" ),
299	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegBaseV86Cs , "GuestSegBaseV86Cs" ),
300	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegBaseV86Ds , "GuestSegBaseV86Ds" ),
301	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegBaseV86Es , "GuestSegBaseV86Es" ),
302	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegBaseV86Fs , "GuestSegBaseV86Fs" ),
303	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegBaseV86Gs , "GuestSegBaseV86Gs" ),
304	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegBaseV86Ss , "GuestSegBaseV86Ss" ),
305	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegLimitV86Cs , "GuestSegLimitV86Cs" ),
306	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegLimitV86Ds , "GuestSegLimitV86Ds" ),
307	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegLimitV86Es , "GuestSegLimitV86Es" ),
308	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegLimitV86Fs , "GuestSegLimitV86Fs" ),
309	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegLimitV86Gs , "GuestSegLimitV86Gs" ),
310	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegLimitV86Ss , "GuestSegLimitV86Ss" ),
311	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegSelCsSsRpl , "GuestSegSelCsSsRpl" ),
312	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegSelLdtr , "GuestSegSelLdtr" ),
313	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSegSelTr , "GuestSegSelTr" ),
314	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_GuestSysenterEspEip , "GuestSysenterEspEip" ),
315	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_VmcsLinkPtrCurVmcs , "VmcsLinkPtrCurVmcs" ),
316	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_VmcsLinkPtrReadPhys , "VmcsLinkPtrReadPhys" ),
317	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_VmcsLinkPtrRevId , "VmcsLinkPtrRevId" ),
318	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_VmcsLinkPtrShadow , "VmcsLinkPtrShadow" ),
319	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_HostCr0Fixed0 , "HostCr0Fixed0" ),
320	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_HostCr0Fixed1 , "HostCr0Fixed1" ),
321	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_HostCr3 , "HostCr3" ),
322	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_HostCr4Fixed0 , "HostCr4Fixed0" ),
323	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_HostCr4Fixed1 , "HostCr4Fixed1" ),
324	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_HostCr4Pae , "HostCr4Pae" ),
325	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_HostCr4Pcide , "HostCr4Pcide" ),
326	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_HostCsTr , "HostCsTr" ),
327	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_HostEferMsr , "HostEferMsr" ),
328	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_HostEferMsrRsvd , "HostEferMsrRsvd" ),
329	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_HostGuestLongMode , "HostGuestLongMode" ),
330	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_HostGuestLongModeNoCpu , "HostGuestLongModeNoCpu" ),
331	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_HostLongMode , "HostLongMode" ),
332	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_HostPatMsr , "HostPatMsr" ),
333	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_HostRip , "HostRip" ),
334	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_HostRipRsvd , "HostRipRsvd" ),
335	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_HostSel , "HostSel" ),
336	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_HostSegBase , "HostSegBase" ),
337	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_HostSs , "HostSs" ),
338	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_HostSysenterEspEip , "HostSysenterEspEip" ),
339	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_IoBitmapAPtrReadPhys , "IoBitmapAPtrReadPhys" ),
340	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_IoBitmapBPtrReadPhys , "IoBitmapBPtrReadPhys" ),
341	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_LongModeCS , "LongModeCS" ),
342	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_MsrBitmapPtrReadPhys , "MsrBitmapPtrReadPhys" ),
343	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_MsrLoad , "MsrLoad" ),
344	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_MsrLoadCount , "MsrLoadCount" ),
345	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_MsrLoadPtrReadPhys , "MsrLoadPtrReadPhys" ),
346	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_MsrLoadRing3 , "MsrLoadRing3" ),
347	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_MsrLoadRsvd , "MsrLoadRsvd" ),
348	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_NmiWindowExit , "NmiWindowExit" ),
349	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_PinCtlsAllowed1 , "PinCtlsAllowed1" ),
350	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_PinCtlsDisallowed0 , "PinCtlsDisallowed0" ),
351	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_ProcCtlsAllowed1 , "ProcCtlsAllowed1" ),
352	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_ProcCtlsDisallowed0 , "ProcCtlsDisallowed0" ),
353	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_ProcCtls2Allowed1 , "ProcCtls2Allowed1" ),
354	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_ProcCtls2Disallowed0 , "ProcCtls2Disallowed0" ),
355	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_PtrInvalid , "PtrInvalid" ),
356	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_PtrShadowVmcs , "PtrShadowVmcs" ),
357	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_RealOrV86Mode , "RealOrV86Mode" ),
358	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_SavePreemptTimer , "SavePreemptTimer" ),
359	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_TprThresholdRsvd , "TprThresholdRsvd" ),
360	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_TprThresholdVTpr , "TprThresholdVTpr" ),
361	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_VirtApicPagePtrReadPhys , "VirtApicPageReadPhys" ),
362	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_VirtIntDelivery , "VirtIntDelivery" ),
363	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_VirtNmi , "VirtNmi" ),
364	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_VirtX2ApicTprShadow , "VirtX2ApicTprShadow" ),
365	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_VirtX2ApicVirtApic , "VirtX2ApicVirtApic" ),
366	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_VmcsClear , "VmcsClear" ),
367	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_VmcsLaunch , "VmcsLaunch" ),
368	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_VmreadBitmapPtrReadPhys , "VmreadBitmapPtrReadPhys" ),
369	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_VmwriteBitmapPtrReadPhys , "VmwriteBitmapPtrReadPhys" ),
370	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_VmxRoot , "VmxRoot" ),
371	VMXV_DIAG_DESC(kVmxVDiag_Vmentry_Vpid , "Vpid" ),
372	VMXV_DIAG_DESC(kVmxVDiag_Vmexit_HostPdpte , "HostPdpte" ),
373	VMXV_DIAG_DESC(kVmxVDiag_Vmexit_MsrLoad , "MsrLoad" ),
374	VMXV_DIAG_DESC(kVmxVDiag_Vmexit_MsrLoadCount , "MsrLoadCount" ),
375	VMXV_DIAG_DESC(kVmxVDiag_Vmexit_MsrLoadPtrReadPhys , "MsrLoadPtrReadPhys" ),
376	VMXV_DIAG_DESC(kVmxVDiag_Vmexit_MsrLoadRing3 , "MsrLoadRing3" ),
377	VMXV_DIAG_DESC(kVmxVDiag_Vmexit_MsrLoadRsvd , "MsrLoadRsvd" ),
378	VMXV_DIAG_DESC(kVmxVDiag_Vmexit_MsrStore , "MsrStore" ),
379	VMXV_DIAG_DESC(kVmxVDiag_Vmexit_MsrStoreCount , "MsrStoreCount" ),
380	VMXV_DIAG_DESC(kVmxVDiag_Vmexit_MsrStorePtrReadPhys , "MsrStorePtrReadPhys" ),
381	VMXV_DIAG_DESC(kVmxVDiag_Vmexit_MsrStorePtrWritePhys , "MsrStorePtrWritePhys" ),
382	VMXV_DIAG_DESC(kVmxVDiag_Vmexit_MsrStoreRing3 , "MsrStoreRing3" ),
383	VMXV_DIAG_DESC(kVmxVDiag_Vmexit_MsrStoreRsvd , "MsrStoreRsvd" ),
384	VMXV_DIAG_DESC(kVmxVDiag_Vmexit_VirtApicPagePtrWritePhys , "VirtApicPagePtrWritePhys" )
385	/* kVmxVDiag_End */
386	};
387	AssertCompile(RT_ELEMENTS(g_apszVmxVDiagDesc) == kVmxVDiag_End);
388	#undef VMXV_DIAG_DESC
389
390
391	/**
392	* Gets the descriptive name of a VMX instruction/VM-exit diagnostic code.
393	*
394	* @returns The descriptive string.
395	* @param enmDiag The VMX diagnostic.
396	*/
397	VMM_INT_DECL(const char *) HMGetVmxDiagDesc(VMXVDIAG enmDiag)
398	{
399	if (RT_LIKELY((unsigned)enmDiag < RT_ELEMENTS(g_apszVmxVDiagDesc)))
400	return g_apszVmxVDiagDesc[enmDiag];
401	return "Unknown/invalid";
402	}
403
404
405	/**
406	* Checks if a code selector (CS) is suitable for execution using hardware-assisted
407	* VMX when unrestricted execution isn't available.
408	*
409	* @returns true if selector is suitable for VMX, otherwise
410	* false.
411	* @param pSel Pointer to the selector to check (CS).
412	* @param uStackDpl The CPL, aka the DPL of the stack segment.
413	*/
414	static bool hmVmxIsCodeSelectorOk(PCCPUMSELREG pSel, unsigned uStackDpl)
415	{
416	/*
417	* Segment must be an accessed code segment, it must be present and it must
418	* be usable.
419	* Note! These are all standard requirements and if CS holds anything else
420	* we've got buggy code somewhere!
421	*/
422	AssertCompile(X86DESCATTR_TYPE == 0xf);
423	AssertMsgReturn( (pSel->Attr.u & (X86_SEL_TYPE_ACCESSED \| X86_SEL_TYPE_CODE \| X86DESCATTR_DT \| X86DESCATTR_P \| X86DESCATTR_UNUSABLE))
424	== (X86_SEL_TYPE_ACCESSED \| X86_SEL_TYPE_CODE \| X86DESCATTR_DT \| X86DESCATTR_P),
425	("%#x\n", pSel->Attr.u),
426	false);
427
428	/*
429	* For conforming segments, CS.DPL must be <= SS.DPL, while CS.DPL must equal
430	* SS.DPL for non-confroming segments.
431	* Note! This is also a hard requirement like above.
432	*/
433	AssertMsgReturn( pSel->Attr.n.u4Type & X86_SEL_TYPE_CONF
434	? pSel->Attr.n.u2Dpl <= uStackDpl
435	: pSel->Attr.n.u2Dpl == uStackDpl,
436	("u4Type=%#x u2Dpl=%u uStackDpl=%u\n", pSel->Attr.n.u4Type, pSel->Attr.n.u2Dpl, uStackDpl),
437	false);
438
439	/*
440	* The following two requirements are VT-x specific:
441	* - G bit must be set if any high limit bits are set.
442	* - G bit must be clear if any low limit bits are clear.
443	*/
444	if ( ((pSel->u32Limit & 0xfff00000) == 0x00000000 \|\| pSel->Attr.n.u1Granularity)
445	&& ((pSel->u32Limit & 0x00000fff) == 0x00000fff \|\| !pSel->Attr.n.u1Granularity))
446	return true;
447	return false;
448	}
449
450
451	/**
452	* Checks if a data selector (DS/ES/FS/GS) is suitable for execution using
453	* hardware-assisted VMX when unrestricted execution isn't available.
454	*
455	* @returns true if selector is suitable for VMX, otherwise
456	* false.
457	* @param pSel Pointer to the selector to check
458	* (DS/ES/FS/GS).
459	*/
460	static bool hmVmxIsDataSelectorOk(PCCPUMSELREG pSel)
461	{
462	/*
463	* Unusable segments are OK. These days they should be marked as such, as
464	* but as an alternative we for old saved states and AMD<->VT-x migration
465	* we also treat segments with all the attributes cleared as unusable.
466	*/
467	if (pSel->Attr.n.u1Unusable \|\| !pSel->Attr.u)
468	return true;
469
470	/** @todo tighten these checks. Will require CPUM load adjusting. */
471
472	/* Segment must be accessed. */
473	if (pSel->Attr.u & X86_SEL_TYPE_ACCESSED)
474	{
475	/* Code segments must also be readable. */
476	if ( !(pSel->Attr.u & X86_SEL_TYPE_CODE)
477	\|\| (pSel->Attr.u & X86_SEL_TYPE_READ))
478	{
479	/* The S bit must be set. */
480	if (pSel->Attr.n.u1DescType)
481	{
482	/* Except for conforming segments, DPL >= RPL. */
483	if ( pSel->Attr.n.u2Dpl >= (pSel->Sel & X86_SEL_RPL)
484	\|\| pSel->Attr.n.u4Type >= X86_SEL_TYPE_ER_ACC)
485	{
486	/* Segment must be present. */
487	if (pSel->Attr.n.u1Present)
488	{
489	/*
490	* The following two requirements are VT-x specific:
491	* - G bit must be set if any high limit bits are set.
492	* - G bit must be clear if any low limit bits are clear.
493	*/
494	if ( ((pSel->u32Limit & 0xfff00000) == 0x00000000 \|\| pSel->Attr.n.u1Granularity)
495	&& ((pSel->u32Limit & 0x00000fff) == 0x00000fff \|\| !pSel->Attr.n.u1Granularity))
496	return true;
497	}
498	}
499	}
500	}
501	}
502
503	return false;
504	}
505
506
507	/**
508	* Checks if the stack selector (SS) is suitable for execution using
509	* hardware-assisted VMX when unrestricted execution isn't available.
510	*
511	* @returns true if selector is suitable for VMX, otherwise
512	* false.
513	* @param pSel Pointer to the selector to check (SS).
514	*/
515	static bool hmVmxIsStackSelectorOk(PCCPUMSELREG pSel)
516	{
517	/*
518	* Unusable segments are OK. These days they should be marked as such, as
519	* but as an alternative we for old saved states and AMD<->VT-x migration
520	* we also treat segments with all the attributes cleared as unusable.
521	*/
522	/** @todo r=bird: actually all zeroes isn't gonna cut it... SS.DPL == CPL. */
523	if (pSel->Attr.n.u1Unusable \|\| !pSel->Attr.u)
524	return true;
525
526	/*
527	* Segment must be an accessed writable segment, it must be present.
528	* Note! These are all standard requirements and if SS holds anything else
529	* we've got buggy code somewhere!
530	*/
531	AssertCompile(X86DESCATTR_TYPE == 0xf);
532	AssertMsgReturn( (pSel->Attr.u & (X86_SEL_TYPE_ACCESSED \| X86_SEL_TYPE_WRITE \| X86DESCATTR_DT \| X86DESCATTR_P \| X86_SEL_TYPE_CODE))
533	== (X86_SEL_TYPE_ACCESSED \| X86_SEL_TYPE_WRITE \| X86DESCATTR_DT \| X86DESCATTR_P),
534	("%#x\n", pSel->Attr.u), false);
535
536	/*
537	* DPL must equal RPL. But in real mode or soon after enabling protected
538	* mode, it might not be.
539	*/
540	if (pSel->Attr.n.u2Dpl == (pSel->Sel & X86_SEL_RPL))
541	{
542	/*
543	* The following two requirements are VT-x specific:
544	* - G bit must be set if any high limit bits are set.
545	* - G bit must be clear if any low limit bits are clear.
546	*/
547	if ( ((pSel->u32Limit & 0xfff00000) == 0x00000000 \|\| pSel->Attr.n.u1Granularity)
548	&& ((pSel->u32Limit & 0x00000fff) == 0x00000fff \|\| !pSel->Attr.n.u1Granularity))
549	return true;
550	}
551	return false;
552	}
553
554
555	#if defined(RT_ARCH_AMD64) \|\| defined(RT_ARCH_X86)
556	/**
557	* Checks if the CPU is subject to the "VMX-Preemption Timer Does Not Count Down at
558	* the Rate Specified" erratum.
559	*
560	* Errata names and related steppings:
561	* - BA86 - D0.
562	* - AAX65 - C2.
563	* - AAU65 - C2, K0.
564	* - AAO95 - B1.
565	* - AAT59 - C2.
566	* - AAK139 - D0.
567	* - AAM126 - C0, C1, D0.
568	* - AAN92 - B1.
569	* - AAJ124 - C0, D0.
570	* - AAP86 - B1.
571	*
572	* Steppings: B1, C0, C1, C2, D0, K0.
573	*
574	* @returns @c true if subject to it, @c false if not.
575	*/
576	VMM_INT_DECL(bool) HMIsSubjectToVmxPreemptTimerErratum(void)
577	{
578	uint32_t u = ASMCpuId_EAX(1);
579	u &= ~(RT_BIT_32(14) \| RT_BIT_32(15) \| RT_BIT_32(28) \| RT_BIT_32(29) \| RT_BIT_32(30) \| RT_BIT_32(31));
580	if ( u == 0x000206E6 /* 323344.pdf - BA86 - D0 - Xeon Processor 7500 Series */
581	\|\| u == 0x00020652 /* 323056.pdf - AAX65 - C2 - Xeon Processor L3406 */
582	/* 322814.pdf - AAT59 - C2 - CoreTM i7-600, i5-500, i5-400 and i3-300 Mobile Processor Series */
583	/* 322911.pdf - AAU65 - C2 - CoreTM i5-600, i3-500 Desktop Processor Series and Intel Pentium Processor G6950 */
584	\|\| u == 0x00020655 /* 322911.pdf - AAU65 - K0 - CoreTM i5-600, i3-500 Desktop Processor Series and Intel Pentium Processor G6950 */
585	\|\| u == 0x000106E5 /* 322373.pdf - AAO95 - B1 - Xeon Processor 3400 Series */
586	/* 322166.pdf - AAN92 - B1 - CoreTM i7-800 and i5-700 Desktop Processor Series */
587	/* 320767.pdf - AAP86 - B1 - Core i7-900 Mobile Processor Extreme Edition Series, Intel Core i7-800 and i7-700 Mobile Processor Series */
588	\|\| u == 0x000106A0 /* 321333.pdf - AAM126 - C0 - Xeon Processor 3500 Series Specification */
589	\|\| u == 0x000106A1 /* 321333.pdf - AAM126 - C1 - Xeon Processor 3500 Series Specification */
590	\|\| u == 0x000106A4 /* 320836.pdf - AAJ124 - C0 - Core i7-900 Desktop Processor Extreme Edition Series and Intel Core i7-900 Desktop Processor Series */
591	\|\| u == 0x000106A5 /* 321333.pdf - AAM126 - D0 - Xeon Processor 3500 Series Specification */
592	/* 321324.pdf - AAK139 - D0 - Xeon Processor 5500 Series Specification */
593	/* 320836.pdf - AAJ124 - D0 - Core i7-900 Desktop Processor Extreme Edition Series and Intel Core i7-900 Desktop Processor Series */
594	\|\| u == 0x000306A8 /* ?????????? - ?????? - ?? - Xeon E3-1220 v2 */
595	)
596	return true;
597	return false;
598	}
599	#endif
600
601
602	/**
603	* Checks if the guest is in a suitable state for hardware-assisted VMX execution.
604	*
605	* @returns @c true if it is suitable, @c false otherwise.
606	* @param pVM The cross context VM structure.
607	* @param pVCpu The cross context virtual CPU structure.
608	* @param pCtx Pointer to the guest CPU context.
609	*
610	* @remarks @a pCtx can be a partial context and thus may not be necessarily the
611	* same as pVCpu->cpum.GstCtx! Thus don't eliminate the @a pCtx parameter.
612	* Secondly, if additional checks are added that require more of the CPU
613	* state, make sure REM (which supplies a partial state) is updated.
614	*/
615	VMM_INT_DECL(bool) HMCanExecuteVmxGuest(PVMCC pVM, PVMCPUCC pVCpu, PCCPUMCTX pCtx)
616	{
617	Assert(HMIsEnabled(pVM));
618	bool const fUnrestrictedGuest = CTX_EXPR(pVM->hm.s.vmx.fUnrestrictedGuestCfg, pVM->hmr0.s.vmx.fUnrestrictedGuest, RT_NOTHING);
619	Assert( ( fUnrestrictedGuest && !pVM->hm.s.vmx.pRealModeTSS)
620	\|\| (!fUnrestrictedGuest && pVM->hm.s.vmx.pRealModeTSS));
621
622	pVCpu->hm.s.fActive = false;
623
624	bool const fSupportsRealMode = fUnrestrictedGuest \|\| PDMVmmDevHeapIsEnabled(pVM);
625	if (!fUnrestrictedGuest)
626	{
627	/*
628	* The VMM device heap is a requirement for emulating real mode or protected mode without paging with the unrestricted
629	* guest execution feature is missing (VT-x only).
630	*/
631	if (fSupportsRealMode)
632	{
633	if (CPUMIsGuestInRealModeEx(pCtx))
634	{
635	/*
636	* In V86 mode (VT-x or not), the CPU enforces real-mode compatible selector
637	* bases, limits, and attributes, i.e. limit must be 64K, base must be selector * 16,
638	* and attributes must be 0x9b for code and 0x93 for code segments.
639	* If this is not true, we cannot execute real mode as V86 and have to fall
640	* back to emulation.
641	*/
642	if ( pCtx->cs.Sel != (pCtx->cs.u64Base >> 4)
643	\|\| pCtx->ds.Sel != (pCtx->ds.u64Base >> 4)
644	\|\| pCtx->es.Sel != (pCtx->es.u64Base >> 4)
645	\|\| pCtx->ss.Sel != (pCtx->ss.u64Base >> 4)
646	\|\| pCtx->fs.Sel != (pCtx->fs.u64Base >> 4)
647	\|\| pCtx->gs.Sel != (pCtx->gs.u64Base >> 4))
648	{
649	STAM_COUNTER_INC(&pVCpu->hm.s.StatVmxCheckBadRmSelBase);
650	return false;
651	}
652	if ( (pCtx->cs.u32Limit != 0xffff)
653	\|\| (pCtx->ds.u32Limit != 0xffff)
654	\|\| (pCtx->es.u32Limit != 0xffff)
655	\|\| (pCtx->ss.u32Limit != 0xffff)
656	\|\| (pCtx->fs.u32Limit != 0xffff)
657	\|\| (pCtx->gs.u32Limit != 0xffff))
658	{
659	STAM_COUNTER_INC(&pVCpu->hm.s.StatVmxCheckBadRmSelLimit);
660	return false;
661	}
662	if ( (pCtx->cs.Attr.u != 0x9b)
663	\|\| (pCtx->ds.Attr.u != 0x93)
664	\|\| (pCtx->es.Attr.u != 0x93)
665	\|\| (pCtx->ss.Attr.u != 0x93)
666	\|\| (pCtx->fs.Attr.u != 0x93)
667	\|\| (pCtx->gs.Attr.u != 0x93))
668	{
669	STAM_COUNTER_INC(&pVCpu->hm.s.StatVmxCheckBadRmSelAttr);
670	return false;
671	}
672	STAM_COUNTER_INC(&pVCpu->hm.s.StatVmxCheckRmOk);
673	}
674	else
675	{
676	/*
677	* Verify the requirements for executing code in protected mode. VT-x can't
678	* handle the CPU state right after a switch from real to protected mode
679	* (all sorts of RPL & DPL assumptions).
680	*/
681	PCVMXVMCSINFOSHARED pVmcsInfo = hmGetVmxActiveVmcsInfoShared(pVCpu);
682	if (pVmcsInfo->fWasInRealMode)
683	{
684	if (!CPUMIsGuestInV86ModeEx(pCtx))
685	{
686	/* The guest switched to protected mode, check if the state is suitable for VT-x. */
687	if ((pCtx->cs.Sel & X86_SEL_RPL) != (pCtx->ss.Sel & X86_SEL_RPL))
688	{
689	STAM_COUNTER_INC(&pVCpu->hm.s.StatVmxCheckBadRpl);
690	return false;
691	}
692	if ( !hmVmxIsCodeSelectorOk(&pCtx->cs, pCtx->ss.Attr.n.u2Dpl)
693	\|\| !hmVmxIsDataSelectorOk(&pCtx->ds)
694	\|\| !hmVmxIsDataSelectorOk(&pCtx->es)
695	\|\| !hmVmxIsDataSelectorOk(&pCtx->fs)
696	\|\| !hmVmxIsDataSelectorOk(&pCtx->gs)
697	\|\| !hmVmxIsStackSelectorOk(&pCtx->ss))
698	{
699	STAM_COUNTER_INC(&pVCpu->hm.s.StatVmxCheckBadSel);
700	return false;
701	}
702	}
703	else
704	{
705	/* The guest switched to V86 mode, check if the state is suitable for VT-x. */
706	if ( pCtx->cs.Sel != (pCtx->cs.u64Base >> 4)
707	\|\| pCtx->ds.Sel != (pCtx->ds.u64Base >> 4)
708	\|\| pCtx->es.Sel != (pCtx->es.u64Base >> 4)
709	\|\| pCtx->ss.Sel != (pCtx->ss.u64Base >> 4)
710	\|\| pCtx->fs.Sel != (pCtx->fs.u64Base >> 4)
711	\|\| pCtx->gs.Sel != (pCtx->gs.u64Base >> 4))
712	{
713	STAM_COUNTER_INC(&pVCpu->hm.s.StatVmxCheckBadV86SelBase);
714	return false;
715	}
716	if ( pCtx->cs.u32Limit != 0xffff
717	\|\| pCtx->ds.u32Limit != 0xffff
718	\|\| pCtx->es.u32Limit != 0xffff
719	\|\| pCtx->ss.u32Limit != 0xffff
720	\|\| pCtx->fs.u32Limit != 0xffff
721	\|\| pCtx->gs.u32Limit != 0xffff)
722	{
723	STAM_COUNTER_INC(&pVCpu->hm.s.StatVmxCheckBadV86SelLimit);
724	return false;
725	}
726	if ( pCtx->cs.Attr.u != 0xf3
727	\|\| pCtx->ds.Attr.u != 0xf3
728	\|\| pCtx->es.Attr.u != 0xf3
729	\|\| pCtx->ss.Attr.u != 0xf3
730	\|\| pCtx->fs.Attr.u != 0xf3
731	\|\| pCtx->gs.Attr.u != 0xf3)
732	{
733	STAM_COUNTER_INC(&pVCpu->hm.s.StatVmxCheckBadV86SelAttr);
734	return false;
735	}
736	}
737	}
738	}
739	}
740	else
741	{
742	if (!CPUMIsGuestInLongModeEx(pCtx))
743	{
744	if (/* Requires a fake PD for real and protected mode without paging - stored in the VMM device heap: */
745	!CTX_EXPR(pVM->hm.s.fNestedPagingCfg, pVM->hmr0.s.fNestedPaging, RT_NOTHING)
746	/* Requires a fake TSS for real mode - stored in the VMM device heap: */
747	\|\| CPUMIsGuestInRealModeEx(pCtx))
748	return false;
749
750	/* Too early for VT-x; Solaris guests will fail with a guru meditation otherwise; same for XP. */
751	if (pCtx->idtr.pIdt == 0 \|\| pCtx->idtr.cbIdt == 0 \|\| pCtx->tr.Sel == 0)
752	return false;
753
754	/*
755	* The guest is about to complete the switch to protected mode. Wait a bit longer.
756	* Windows XP; switch to protected mode; all selectors are marked not present
757	* in the hidden registers (possible recompiler bug; see load_seg_vm).
758	*/
759	/** @todo Is this supposed recompiler bug still relevant with IEM? */
760	if (pCtx->cs.Attr.n.u1Present == 0)
761	return false;
762	if (pCtx->ss.Attr.n.u1Present == 0)
763	return false;
764
765	/*
766	* Windows XP: possible same as above, but new recompiler requires new
767	* heuristics? VT-x doesn't seem to like something about the guest state and
768	* this stuff avoids it.
769	*/
770	/** @todo This check is actually wrong, it doesn't take the direction of the
771	* stack segment into account. But, it does the job for now. */
772	if (pCtx->rsp >= pCtx->ss.u32Limit)
773	return false;
774	}
775	}
776	}
777
778	if (pVM->hm.s.vmx.fEnabled)
779	{
780	/* If bit N is set in cr0_fixed0, then it must be set in the guest's cr0. */
781	uint32_t uCr0Mask = (uint32_t)CTX_EXPR(pVM->hm.s.ForR3.vmx.Msrs.u64Cr0Fixed0, g_HmMsrs.u.vmx.u64Cr0Fixed0, RT_NOTHING);
782
783	/* We ignore the NE bit here on purpose; see HMR0.cpp for details. */
784	uCr0Mask &= ~X86_CR0_NE;
785
786	if (fSupportsRealMode)
787	{
788	/* We ignore the PE & PG bits here on purpose; we emulate real and protected mode without paging. */
789	uCr0Mask &= ~(X86_CR0_PG \| X86_CR0_PE);
790	}
791	else
792	{
793	/* We support protected mode without paging using identity mapping. */
794	uCr0Mask &= ~X86_CR0_PG;
795	}
796	if ((pCtx->cr0 & uCr0Mask) != uCr0Mask)
797	return false;
798
799	/* If bit N is cleared in cr0_fixed1, then it must be zero in the guest's cr0. */
800	uCr0Mask = (uint32_t)~CTX_EXPR(pVM->hm.s.ForR3.vmx.Msrs.u64Cr0Fixed1, g_HmMsrs.u.vmx.u64Cr0Fixed1, RT_NOTHING);
801	if ((pCtx->cr0 & uCr0Mask) != 0)
802	return false;
803
804	/* If bit N is set in cr4_fixed0, then it must be set in the guest's cr4. */
805	uCr0Mask = (uint32_t)CTX_EXPR(pVM->hm.s.ForR3.vmx.Msrs.u64Cr4Fixed0, g_HmMsrs.u.vmx.u64Cr4Fixed0, RT_NOTHING);
806	uCr0Mask &= ~X86_CR4_VMXE;
807	if ((pCtx->cr4 & uCr0Mask) != uCr0Mask)
808	return false;
809
810	/* If bit N is cleared in cr4_fixed1, then it must be zero in the guest's cr4. */
811	uCr0Mask = (uint32_t)~CTX_EXPR(pVM->hm.s.ForR3.vmx.Msrs.u64Cr4Fixed1, g_HmMsrs.u.vmx.u64Cr4Fixed1, RT_NOTHING);
812	if ((pCtx->cr4 & uCr0Mask) != 0)
813	return false;
814
815	pVCpu->hm.s.fActive = true;
816	return true;
817	}
818
819	return false;
820	}
821
822
823	/**
824	* Dumps the virtual VMCS state to the release log.
825	*
826	* This is a purely a convenience function to output to the release log because
827	* cpumR3InfoVmxVmcs dumps only to the debug console and isn't always easy to use in
828	* case of a crash.
829	*
830	* @param pVCpu The cross context virtual CPU structure.
831	*/
832	VMM_INT_DECL(void) HMDumpHwvirtVmxState(PVMCPU pVCpu)
833	{
834	/* The string width of -4 used in the macros below to cover 'LDTR', 'GDTR', 'IDTR. */
835	#define HMVMX_DUMP_HOST_XDTR(a_pVmcs, a_Seg, a_SegName, a_pszPrefix) \
836	do { \
837	LogRel((" %s%-4s = {base=%016RX64}\n", \
838	(a_pszPrefix), (a_SegName), (a_pVmcs)->u64Host##a_Seg##Base.u)); \
839	} while (0)
840	#define HMVMX_DUMP_HOST_FS_GS_TR(a_pVmcs, a_Seg, a_SegName, a_pszPrefix) \
841	do { \
842	LogRel((" %s%-4s = {%04x base=%016RX64}\n", \
843	(a_pszPrefix), (a_SegName), (a_pVmcs)->Host##a_Seg, (a_pVmcs)->u64Host##a_Seg##Base.u)); \
844	} while (0)
845	#define HMVMX_DUMP_GUEST_SEGREG(a_pVmcs, a_Seg, a_SegName, a_pszPrefix) \
846	do { \
847	LogRel((" %s%-4s = {%04x base=%016RX64 limit=%08x flags=%04x}\n", \
848	(a_pszPrefix), (a_SegName), (a_pVmcs)->Guest##a_Seg, (a_pVmcs)->u64Guest##a_Seg##Base.u, \
849	(a_pVmcs)->u32Guest##a_Seg##Limit, (a_pVmcs)->u32Guest##a_Seg##Attr)); \
850	} while (0)
851	#define HMVMX_DUMP_GUEST_XDTR(a_pVmcs, a_Seg, a_SegName, a_pszPrefix) \
852	do { \
853	LogRel((" %s%-4s = {base=%016RX64 limit=%08x}\n", \
854	(a_pszPrefix), (a_SegName), (a_pVmcs)->u64Guest##a_Seg##Base.u, (a_pVmcs)->u32Guest##a_Seg##Limit)); \
855	} while (0)
856
857	PCCPUMCTX const pCtx = &pVCpu->cpum.GstCtx;
858	PCVMXVVMCS const pVmcs = &pVCpu->cpum.GstCtx.hwvirt.vmx.Vmcs;
859	if (!pVmcs)
860	{
861	LogRel(("Virtual VMCS not allocated\n"));
862	return;
863	}
864	LogRel(("GCPhysVmxon = %#RGp\n", pCtx->hwvirt.vmx.GCPhysVmxon));
865	LogRel(("GCPhysVmcs = %#RGp\n", pCtx->hwvirt.vmx.GCPhysVmcs));
866	LogRel(("GCPhysShadowVmcs = %#RGp\n", pCtx->hwvirt.vmx.GCPhysShadowVmcs));
867	LogRel(("enmDiag = %u (%s)\n", pCtx->hwvirt.vmx.enmDiag, HMGetVmxDiagDesc(pCtx->hwvirt.vmx.enmDiag)));
868	LogRel(("uDiagAux = %#RX64\n", pCtx->hwvirt.vmx.uDiagAux));
869	LogRel(("enmAbort = %u (%s)\n", pCtx->hwvirt.vmx.enmAbort, VMXGetAbortDesc(pCtx->hwvirt.vmx.enmAbort)));
870	LogRel(("uAbortAux = %u (%#x)\n", pCtx->hwvirt.vmx.uAbortAux, pCtx->hwvirt.vmx.uAbortAux));
871	LogRel(("fInVmxRootMode = %RTbool\n", pCtx->hwvirt.vmx.fInVmxRootMode));
872	LogRel(("fInVmxNonRootMode = %RTbool\n", pCtx->hwvirt.vmx.fInVmxNonRootMode));
873	LogRel(("fInterceptEvents = %RTbool\n", pCtx->hwvirt.vmx.fInterceptEvents));
874	LogRel(("fNmiUnblockingIret = %RTbool\n", pCtx->hwvirt.vmx.fNmiUnblockingIret));
875	LogRel(("uFirstPauseLoopTick = %RX64\n", pCtx->hwvirt.vmx.uFirstPauseLoopTick));
876	LogRel(("uPrevPauseTick = %RX64\n", pCtx->hwvirt.vmx.uPrevPauseTick));
877	LogRel(("uEntryTick = %RX64\n", pCtx->hwvirt.vmx.uEntryTick));
878	LogRel(("offVirtApicWrite = %#RX16\n", pCtx->hwvirt.vmx.offVirtApicWrite));
879	LogRel(("fVirtNmiBlocking = %RTbool\n", pCtx->hwvirt.vmx.fVirtNmiBlocking));
880	LogRel(("VMCS cache:\n"));
881
882	const char *pszPrefix = " ";
883	/* Header. */
884	{
885	LogRel(("%sHeader:\n", pszPrefix));
886	LogRel((" %sVMCS revision id = %#RX32\n", pszPrefix, pVmcs->u32VmcsRevId));
887	LogRel((" %sVMX-abort id = %#RX32 (%s)\n", pszPrefix, pVmcs->enmVmxAbort, VMXGetAbortDesc(pVmcs->enmVmxAbort)));
888	LogRel((" %sVMCS state = %#x (%s)\n", pszPrefix, pVmcs->fVmcsState, VMXGetVmcsStateDesc(pVmcs->fVmcsState)));
889	}
890
891	/* Control fields. */
892	{
893	/* 16-bit. */
894	LogRel(("%sControl:\n", pszPrefix));
895	LogRel((" %sVPID = %#RX16\n", pszPrefix, pVmcs->u16Vpid));
896	LogRel((" %sPosted intr notify vector = %#RX16\n", pszPrefix, pVmcs->u16PostIntNotifyVector));
897	LogRel((" %sEPTP index = %#RX16\n", pszPrefix, pVmcs->u16EptpIndex));
898
899	/* 32-bit. */
900	LogRel((" %sPin ctls = %#RX32\n", pszPrefix, pVmcs->u32PinCtls));
901	LogRel((" %sProcessor ctls = %#RX32\n", pszPrefix, pVmcs->u32ProcCtls));
902	LogRel((" %sSecondary processor ctls = %#RX32\n", pszPrefix, pVmcs->u32ProcCtls2));
903	LogRel((" %sVM-exit ctls = %#RX32\n", pszPrefix, pVmcs->u32ExitCtls));
904	LogRel((" %sVM-entry ctls = %#RX32\n", pszPrefix, pVmcs->u32EntryCtls));
905	LogRel((" %sException bitmap = %#RX32\n", pszPrefix, pVmcs->u32XcptBitmap));
906	LogRel((" %sPage-fault mask = %#RX32\n", pszPrefix, pVmcs->u32XcptPFMask));
907	LogRel((" %sPage-fault match = %#RX32\n", pszPrefix, pVmcs->u32XcptPFMatch));
908	LogRel((" %sCR3-target count = %RU32\n", pszPrefix, pVmcs->u32Cr3TargetCount));
909	LogRel((" %sVM-exit MSR store count = %RU32\n", pszPrefix, pVmcs->u32ExitMsrStoreCount));
910	LogRel((" %sVM-exit MSR load count = %RU32\n", pszPrefix, pVmcs->u32ExitMsrLoadCount));
911	LogRel((" %sVM-entry MSR load count = %RU32\n", pszPrefix, pVmcs->u32EntryMsrLoadCount));
912	LogRel((" %sVM-entry interruption info = %#RX32\n", pszPrefix, pVmcs->u32EntryIntInfo));
913	{
914	uint32_t const fInfo = pVmcs->u32EntryIntInfo;
915	uint8_t const uType = VMX_ENTRY_INT_INFO_TYPE(fInfo);
916	LogRel((" %sValid = %RTbool\n", pszPrefix, VMX_ENTRY_INT_INFO_IS_VALID(fInfo)));
917	LogRel((" %sType = %#x (%s)\n", pszPrefix, uType, VMXGetEntryIntInfoTypeDesc(uType)));
918	LogRel((" %sVector = %#x\n", pszPrefix, VMX_ENTRY_INT_INFO_VECTOR(fInfo)));
919	LogRel((" %sNMI-unblocking-IRET = %RTbool\n", pszPrefix, VMX_ENTRY_INT_INFO_IS_NMI_UNBLOCK_IRET(fInfo)));
920	LogRel((" %sError-code valid = %RTbool\n", pszPrefix, VMX_ENTRY_INT_INFO_IS_ERROR_CODE_VALID(fInfo)));
921	}
922	LogRel((" %sVM-entry xcpt error-code = %#RX32\n", pszPrefix, pVmcs->u32EntryXcptErrCode));
923	LogRel((" %sVM-entry instr length = %u byte(s)\n", pszPrefix, pVmcs->u32EntryInstrLen));
924	LogRel((" %sTPR threshold = %#RX32\n", pszPrefix, pVmcs->u32TprThreshold));
925	LogRel((" %sPLE gap = %#RX32\n", pszPrefix, pVmcs->u32PleGap));
926	LogRel((" %sPLE window = %#RX32\n", pszPrefix, pVmcs->u32PleWindow));
927
928	/* 64-bit. */
929	LogRel((" %sIO-bitmap A addr = %#RX64\n", pszPrefix, pVmcs->u64AddrIoBitmapA.u));
930	LogRel((" %sIO-bitmap B addr = %#RX64\n", pszPrefix, pVmcs->u64AddrIoBitmapB.u));
931	LogRel((" %sMSR-bitmap addr = %#RX64\n", pszPrefix, pVmcs->u64AddrMsrBitmap.u));
932	LogRel((" %sVM-exit MSR store addr = %#RX64\n", pszPrefix, pVmcs->u64AddrExitMsrStore.u));
933	LogRel((" %sVM-exit MSR load addr = %#RX64\n", pszPrefix, pVmcs->u64AddrExitMsrLoad.u));
934	LogRel((" %sVM-entry MSR load addr = %#RX64\n", pszPrefix, pVmcs->u64AddrEntryMsrLoad.u));
935	LogRel((" %sExecutive VMCS ptr = %#RX64\n", pszPrefix, pVmcs->u64ExecVmcsPtr.u));
936	LogRel((" %sPML addr = %#RX64\n", pszPrefix, pVmcs->u64AddrPml.u));
937	LogRel((" %sTSC offset = %#RX64\n", pszPrefix, pVmcs->u64TscOffset.u));
938	LogRel((" %sVirtual-APIC addr = %#RX64\n", pszPrefix, pVmcs->u64AddrVirtApic.u));
939	LogRel((" %sAPIC-access addr = %#RX64\n", pszPrefix, pVmcs->u64AddrApicAccess.u));
940	LogRel((" %sPosted-intr desc addr = %#RX64\n", pszPrefix, pVmcs->u64AddrPostedIntDesc.u));
941	LogRel((" %sVM-functions control = %#RX64\n", pszPrefix, pVmcs->u64VmFuncCtls.u));
942	LogRel((" %sEPTP ptr = %#RX64\n", pszPrefix, pVmcs->u64EptPtr.u));
943	LogRel((" %sEOI-exit bitmap 0 = %#RX64\n", pszPrefix, pVmcs->u64EoiExitBitmap0.u));
944	LogRel((" %sEOI-exit bitmap 1 = %#RX64\n", pszPrefix, pVmcs->u64EoiExitBitmap1.u));
945	LogRel((" %sEOI-exit bitmap 2 = %#RX64\n", pszPrefix, pVmcs->u64EoiExitBitmap2.u));
946	LogRel((" %sEOI-exit bitmap 3 = %#RX64\n", pszPrefix, pVmcs->u64EoiExitBitmap3.u));
947	LogRel((" %sEPTP-list addr = %#RX64\n", pszPrefix, pVmcs->u64AddrEptpList.u));
948	LogRel((" %sVMREAD-bitmap addr = %#RX64\n", pszPrefix, pVmcs->u64AddrVmreadBitmap.u));
949	LogRel((" %sVMWRITE-bitmap addr = %#RX64\n", pszPrefix, pVmcs->u64AddrVmwriteBitmap.u));
950	LogRel((" %sVirt-Xcpt info addr = %#RX64\n", pszPrefix, pVmcs->u64AddrXcptVeInfo.u));
951	LogRel((" %sXSS-exiting bitmap = %#RX64\n", pszPrefix, pVmcs->u64XssExitBitmap.u));
952	LogRel((" %sENCLS-exiting bitmap = %#RX64\n", pszPrefix, pVmcs->u64EnclsExitBitmap.u));
953	LogRel((" %sSPP table pointer = %#RX64\n", pszPrefix, pVmcs->u64SppTablePtr.u));
954	LogRel((" %sTSC multiplier = %#RX64\n", pszPrefix, pVmcs->u64TscMultiplier.u));
955	LogRel((" %sENCLV-exiting bitmap = %#RX64\n", pszPrefix, pVmcs->u64EnclvExitBitmap.u));
956
957	/* Natural width. */
958	LogRel((" %sCR0 guest/host mask = %#RX64\n", pszPrefix, pVmcs->u64Cr0Mask.u));
959	LogRel((" %sCR4 guest/host mask = %#RX64\n", pszPrefix, pVmcs->u64Cr4Mask.u));
960	LogRel((" %sCR0 read shadow = %#RX64\n", pszPrefix, pVmcs->u64Cr0ReadShadow.u));
961	LogRel((" %sCR4 read shadow = %#RX64\n", pszPrefix, pVmcs->u64Cr4ReadShadow.u));
962	LogRel((" %sCR3-target 0 = %#RX64\n", pszPrefix, pVmcs->u64Cr3Target0.u));
963	LogRel((" %sCR3-target 1 = %#RX64\n", pszPrefix, pVmcs->u64Cr3Target1.u));
964	LogRel((" %sCR3-target 2 = %#RX64\n", pszPrefix, pVmcs->u64Cr3Target2.u));
965	LogRel((" %sCR3-target 3 = %#RX64\n", pszPrefix, pVmcs->u64Cr3Target3.u));
966	}
967
968	/* Guest state. */
969	{
970	LogRel(("%sGuest state:\n", pszPrefix));
971
972	/* 16-bit. */
973	HMVMX_DUMP_GUEST_SEGREG(pVmcs, Cs, "cs", pszPrefix);
974	HMVMX_DUMP_GUEST_SEGREG(pVmcs, Ss, "ss", pszPrefix);
975	HMVMX_DUMP_GUEST_SEGREG(pVmcs, Es, "es", pszPrefix);
976	HMVMX_DUMP_GUEST_SEGREG(pVmcs, Ds, "ds", pszPrefix);
977	HMVMX_DUMP_GUEST_SEGREG(pVmcs, Fs, "fs", pszPrefix);
978	HMVMX_DUMP_GUEST_SEGREG(pVmcs, Gs, "gs", pszPrefix);
979	HMVMX_DUMP_GUEST_SEGREG(pVmcs, Ldtr, "ldtr", pszPrefix);
980	HMVMX_DUMP_GUEST_SEGREG(pVmcs, Tr, "tr", pszPrefix);
981	HMVMX_DUMP_GUEST_XDTR( pVmcs, Gdtr, "gdtr", pszPrefix);
982	HMVMX_DUMP_GUEST_XDTR( pVmcs, Idtr, "idtr", pszPrefix);
983	LogRel((" %sInterrupt status = %#RX16\n", pszPrefix, pVmcs->u16GuestIntStatus));
984	LogRel((" %sPML index = %#RX16\n", pszPrefix, pVmcs->u16PmlIndex));
985
986	/* 32-bit. */
987	LogRel((" %sInterruptibility state = %#RX32\n", pszPrefix, pVmcs->u32GuestIntrState));
988	LogRel((" %sActivity state = %#RX32\n", pszPrefix, pVmcs->u32GuestActivityState));
989	LogRel((" %sSMBASE = %#RX32\n", pszPrefix, pVmcs->u32GuestSmBase));
990	LogRel((" %sSysEnter CS = %#RX32\n", pszPrefix, pVmcs->u32GuestSysenterCS));
991	LogRel((" %sVMX-preemption timer value = %#RX32\n", pszPrefix, pVmcs->u32PreemptTimer));
992
993	/* 64-bit. */
994	LogRel((" %sVMCS link ptr = %#RX64\n", pszPrefix, pVmcs->u64VmcsLinkPtr.u));
995	LogRel((" %sDBGCTL = %#RX64\n", pszPrefix, pVmcs->u64GuestDebugCtlMsr.u));
996	LogRel((" %sPAT = %#RX64\n", pszPrefix, pVmcs->u64GuestPatMsr.u));
997	LogRel((" %sEFER = %#RX64\n", pszPrefix, pVmcs->u64GuestEferMsr.u));
998	LogRel((" %sPERFGLOBALCTRL = %#RX64\n", pszPrefix, pVmcs->u64GuestPerfGlobalCtlMsr.u));
999	LogRel((" %sPDPTE 0 = %#RX64\n", pszPrefix, pVmcs->u64GuestPdpte0.u));
1000	LogRel((" %sPDPTE 1 = %#RX64\n", pszPrefix, pVmcs->u64GuestPdpte1.u));
1001	LogRel((" %sPDPTE 2 = %#RX64\n", pszPrefix, pVmcs->u64GuestPdpte2.u));
1002	LogRel((" %sPDPTE 3 = %#RX64\n", pszPrefix, pVmcs->u64GuestPdpte3.u));
1003	LogRel((" %sBNDCFGS = %#RX64\n", pszPrefix, pVmcs->u64GuestBndcfgsMsr.u));
1004	LogRel((" %sRTIT_CTL = %#RX64\n", pszPrefix, pVmcs->u64GuestRtitCtlMsr.u));
1005
1006	/* Natural width. */
1007	LogRel((" %scr0 = %#RX64\n", pszPrefix, pVmcs->u64GuestCr0.u));
1008	LogRel((" %scr3 = %#RX64\n", pszPrefix, pVmcs->u64GuestCr3.u));
1009	LogRel((" %scr4 = %#RX64\n", pszPrefix, pVmcs->u64GuestCr4.u));
1010	LogRel((" %sdr7 = %#RX64\n", pszPrefix, pVmcs->u64GuestDr7.u));
1011	LogRel((" %srsp = %#RX64\n", pszPrefix, pVmcs->u64GuestRsp.u));
1012	LogRel((" %srip = %#RX64\n", pszPrefix, pVmcs->u64GuestRip.u));
1013	LogRel((" %srflags = %#RX64\n", pszPrefix, pVmcs->u64GuestRFlags.u));
1014	LogRel((" %sPending debug xcpts = %#RX64\n", pszPrefix, pVmcs->u64GuestPendingDbgXcpts.u));
1015	LogRel((" %sSysEnter ESP = %#RX64\n", pszPrefix, pVmcs->u64GuestSysenterEsp.u));
1016	LogRel((" %sSysEnter EIP = %#RX64\n", pszPrefix, pVmcs->u64GuestSysenterEip.u));
1017	}
1018
1019	/* Host state. */
1020	{
1021	LogRel(("%sHost state:\n", pszPrefix));
1022
1023	/* 16-bit. */
1024	LogRel((" %scs = %#RX16\n", pszPrefix, pVmcs->HostCs));
1025	LogRel((" %sss = %#RX16\n", pszPrefix, pVmcs->HostSs));
1026	LogRel((" %sds = %#RX16\n", pszPrefix, pVmcs->HostDs));
1027	LogRel((" %ses = %#RX16\n", pszPrefix, pVmcs->HostEs));
1028	HMVMX_DUMP_HOST_FS_GS_TR(pVmcs, Fs, "fs", pszPrefix);
1029	HMVMX_DUMP_HOST_FS_GS_TR(pVmcs, Gs, "gs", pszPrefix);
1030	HMVMX_DUMP_HOST_FS_GS_TR(pVmcs, Tr, "tr", pszPrefix);
1031	HMVMX_DUMP_HOST_XDTR(pVmcs, Gdtr, "gdtr", pszPrefix);
1032	HMVMX_DUMP_HOST_XDTR(pVmcs, Idtr, "idtr", pszPrefix);
1033
1034	/* 32-bit. */
1035	LogRel((" %sSysEnter CS = %#RX32\n", pszPrefix, pVmcs->u32HostSysenterCs));
1036
1037	/* 64-bit. */
1038	LogRel((" %sEFER = %#RX64\n", pszPrefix, pVmcs->u64HostEferMsr.u));
1039	LogRel((" %sPAT = %#RX64\n", pszPrefix, pVmcs->u64HostPatMsr.u));
1040	LogRel((" %sPERFGLOBALCTRL = %#RX64\n", pszPrefix, pVmcs->u64HostPerfGlobalCtlMsr.u));
1041
1042	/* Natural width. */
1043	LogRel((" %scr0 = %#RX64\n", pszPrefix, pVmcs->u64HostCr0.u));
1044	LogRel((" %scr3 = %#RX64\n", pszPrefix, pVmcs->u64HostCr3.u));
1045	LogRel((" %scr4 = %#RX64\n", pszPrefix, pVmcs->u64HostCr4.u));
1046	LogRel((" %sSysEnter ESP = %#RX64\n", pszPrefix, pVmcs->u64HostSysenterEsp.u));
1047	LogRel((" %sSysEnter EIP = %#RX64\n", pszPrefix, pVmcs->u64HostSysenterEip.u));
1048	LogRel((" %srsp = %#RX64\n", pszPrefix, pVmcs->u64HostRsp.u));
1049	LogRel((" %srip = %#RX64\n", pszPrefix, pVmcs->u64HostRip.u));
1050	}
1051
1052	/* Read-only fields. */
1053	{
1054	LogRel(("%sRead-only data fields:\n", pszPrefix));
1055
1056	/* 16-bit (none currently). */
1057
1058	/* 32-bit. */
1059	uint32_t const uExitReason = pVmcs->u32RoExitReason;
1060	LogRel((" %sExit reason = %u (%s)\n", pszPrefix, uExitReason, HMGetVmxExitName(uExitReason)));
1061	LogRel((" %sExit qualification = %#RX64\n", pszPrefix, pVmcs->u64RoExitQual.u));
1062	LogRel((" %sVM-instruction error = %#RX32\n", pszPrefix, pVmcs->u32RoVmInstrError));
1063	LogRel((" %sVM-exit intr info = %#RX32\n", pszPrefix, pVmcs->u32RoExitIntInfo));
1064	{
1065	uint32_t const fInfo = pVmcs->u32RoExitIntInfo;
1066	uint8_t const uType = VMX_EXIT_INT_INFO_TYPE(fInfo);
1067	LogRel((" %sValid = %RTbool\n", pszPrefix, VMX_EXIT_INT_INFO_IS_VALID(fInfo)));
1068	LogRel((" %sType = %#x (%s)\n", pszPrefix, uType, VMXGetExitIntInfoTypeDesc(uType)));
1069	LogRel((" %sVector = %#x\n", pszPrefix, VMX_EXIT_INT_INFO_VECTOR(fInfo)));
1070	LogRel((" %sNMI-unblocking-IRET = %RTbool\n", pszPrefix, VMX_EXIT_INT_INFO_IS_NMI_UNBLOCK_IRET(fInfo)));
1071	LogRel((" %sError-code valid = %RTbool\n", pszPrefix, VMX_EXIT_INT_INFO_IS_ERROR_CODE_VALID(fInfo)));
1072	}
1073	LogRel((" %sVM-exit intr error-code = %#RX32\n", pszPrefix, pVmcs->u32RoExitIntErrCode));
1074	LogRel((" %sIDT-vectoring info = %#RX32\n", pszPrefix, pVmcs->u32RoIdtVectoringInfo));
1075	{
1076	uint32_t const fInfo = pVmcs->u32RoIdtVectoringInfo;
1077	uint8_t const uType = VMX_IDT_VECTORING_INFO_TYPE(fInfo);
1078	LogRel((" %sValid = %RTbool\n", pszPrefix, VMX_IDT_VECTORING_INFO_IS_VALID(fInfo)));
1079	LogRel((" %sType = %#x (%s)\n", pszPrefix, uType, VMXGetIdtVectoringInfoTypeDesc(uType)));
1080	LogRel((" %sVector = %#x\n", pszPrefix, VMX_IDT_VECTORING_INFO_VECTOR(fInfo)));
1081	LogRel((" %sError-code valid = %RTbool\n", pszPrefix, VMX_IDT_VECTORING_INFO_IS_ERROR_CODE_VALID(fInfo)));
1082	}
1083	LogRel((" %sIDT-vectoring error-code = %#RX32\n", pszPrefix, pVmcs->u32RoIdtVectoringErrCode));
1084	LogRel((" %sVM-exit instruction length = %u bytes\n", pszPrefix, pVmcs->u32RoExitInstrLen));
1085	LogRel((" %sVM-exit instruction info = %#RX64\n", pszPrefix, pVmcs->u32RoExitInstrInfo));
1086
1087	/* 64-bit. */
1088	LogRel((" %sGuest-physical addr = %#RX64\n", pszPrefix, pVmcs->u64RoGuestPhysAddr.u));
1089
1090	/* Natural width. */
1091	LogRel((" %sI/O RCX = %#RX64\n", pszPrefix, pVmcs->u64RoIoRcx.u));
1092	LogRel((" %sI/O RSI = %#RX64\n", pszPrefix, pVmcs->u64RoIoRsi.u));
1093	LogRel((" %sI/O RDI = %#RX64\n", pszPrefix, pVmcs->u64RoIoRdi.u));
1094	LogRel((" %sI/O RIP = %#RX64\n", pszPrefix, pVmcs->u64RoIoRip.u));
1095	LogRel((" %sGuest-linear addr = %#RX64\n", pszPrefix, pVmcs->u64RoGuestLinearAddr.u));
1096	}
1097
1098	#undef HMVMX_DUMP_HOST_XDTR
1099	#undef HMVMX_DUMP_HOST_FS_GS_TR
1100	#undef HMVMX_DUMP_GUEST_SEGREG
1101	#undef HMVMX_DUMP_GUEST_XDTR
1102	}
1103
1104
1105	/**
1106	* Gets the active (in use) VMCS info. object for the specified VCPU.
1107	*
1108	* This is either the guest or nested-guest VMCS info. and need not necessarily
1109	* pertain to the "current" VMCS (in the VMX definition of the term). For instance,
1110	* if the VM-entry failed due to an invalid-guest state, we may have "cleared" the
1111	* current VMCS while returning to ring-3. However, the VMCS info. object for that
1112	* VMCS would still be active and returned here so that we could dump the VMCS
1113	* fields to ring-3 for diagnostics. This function is thus only used to
1114	* distinguish between the nested-guest or guest VMCS.
1115	*
1116	* @returns The active VMCS information.
1117	* @param pVCpu The cross context virtual CPU structure.
1118	*
1119	* @thread EMT.
1120	* @remarks This function may be called with preemption or interrupts disabled!
1121	*/
1122	VMM_INT_DECL(PVMXVMCSINFOSHARED) hmGetVmxActiveVmcsInfoShared(PVMCPUCC pVCpu)
1123	{
1124	#ifdef IN_RING0
1125	if (!pVCpu->hmr0.s.vmx.fSwitchedToNstGstVmcs)
1126	#else
1127	if (!pVCpu->hm.s.vmx.fSwitchedToNstGstVmcsCopyForRing3)
1128	#endif
1129	return &pVCpu->hm.s.vmx.VmcsInfo;
1130	return &pVCpu->hm.s.vmx.VmcsInfoNstGst;
1131	}
1132
1133
1134	/**
1135	* Converts a VMX event type into an appropriate TRPM event type.
1136	*
1137	* @returns TRPM event.
1138	* @param uIntInfo The VMX event.
1139	*/
1140	VMM_INT_DECL(TRPMEVENT) HMVmxEventTypeToTrpmEventType(uint32_t uIntInfo)
1141	{
1142	Assert(VMX_IDT_VECTORING_INFO_IS_VALID(uIntInfo));
1143
1144	TRPMEVENT enmTrapType;
1145	uint8_t const uType = VMX_IDT_VECTORING_INFO_TYPE(uIntInfo);
1146	uint8_t const uVector = VMX_IDT_VECTORING_INFO_VECTOR(uIntInfo);
1147
1148	switch (uType)
1149	{
1150	case VMX_IDT_VECTORING_INFO_TYPE_EXT_INT:
1151	enmTrapType = TRPM_HARDWARE_INT;
1152	break;
1153
1154	case VMX_IDT_VECTORING_INFO_TYPE_NMI:
1155	case VMX_IDT_VECTORING_INFO_TYPE_HW_XCPT:
1156	enmTrapType = TRPM_TRAP;
1157	break;
1158
1159	case VMX_IDT_VECTORING_INFO_TYPE_PRIV_SW_XCPT: /* INT1 (ICEBP). */
1160	Assert(uVector == X86_XCPT_DB); NOREF(uVector);
1161	enmTrapType = TRPM_SOFTWARE_INT;
1162	break;
1163
1164	case VMX_IDT_VECTORING_INFO_TYPE_SW_XCPT: /* INT3 (#BP) and INTO (#OF) */
1165	Assert(uVector == X86_XCPT_BP \|\| uVector == X86_XCPT_OF); NOREF(uVector);
1166	enmTrapType = TRPM_SOFTWARE_INT;
1167	break;
1168
1169	case VMX_IDT_VECTORING_INFO_TYPE_SW_INT:
1170	enmTrapType = TRPM_SOFTWARE_INT;
1171	break;
1172
1173	default:
1174	AssertMsgFailed(("Invalid trap type %#x\n", uType));
1175	enmTrapType = TRPM_32BIT_HACK;
1176	break;
1177	}
1178
1179	return enmTrapType;
1180	}
1181
1182
1183	/**
1184	* Converts a TRPM event type into an appropriate VMX event type.
1185	*
1186	* @returns VMX event type mask.
1187	* @param uVector The event vector.
1188	* @param enmTrpmEvent The TRPM event.
1189	* @param fIcebp Whether the \#DB vector is caused by an INT1/ICEBP
1190	* instruction.
1191	*/
1192	VMM_INT_DECL(uint32_t) HMTrpmEventTypeToVmxEventType(uint8_t uVector, TRPMEVENT enmTrpmEvent, bool fIcebp)
1193	{
1194	uint32_t uIntInfoType = 0;
1195	if (enmTrpmEvent == TRPM_TRAP)
1196	{
1197	Assert(!fIcebp);
1198	switch (uVector)
1199	{
1200	case X86_XCPT_NMI:
1201	uIntInfoType \|= (VMX_IDT_VECTORING_INFO_TYPE_NMI << VMX_IDT_VECTORING_INFO_TYPE_SHIFT);
1202	break;
1203
1204	case X86_XCPT_BP:
1205	case X86_XCPT_OF:
1206	uIntInfoType \|= (VMX_IDT_VECTORING_INFO_TYPE_SW_XCPT << VMX_IDT_VECTORING_INFO_TYPE_SHIFT);
1207	break;
1208
1209	case X86_XCPT_PF:
1210	case X86_XCPT_DF:
1211	case X86_XCPT_TS:
1212	case X86_XCPT_NP:
1213	case X86_XCPT_SS:
1214	case X86_XCPT_GP:
1215	case X86_XCPT_AC:
1216	uIntInfoType \|= VMX_IDT_VECTORING_INFO_ERROR_CODE_VALID;
1217	RT_FALL_THRU();
1218	default:
1219	uIntInfoType \|= (VMX_IDT_VECTORING_INFO_TYPE_HW_XCPT << VMX_IDT_VECTORING_INFO_TYPE_SHIFT);
1220	break;
1221	}
1222	}
1223	else if (enmTrpmEvent == TRPM_HARDWARE_INT)
1224	{
1225	Assert(!fIcebp);
1226	uIntInfoType \|= (VMX_IDT_VECTORING_INFO_TYPE_EXT_INT << VMX_IDT_VECTORING_INFO_TYPE_SHIFT);
1227	}
1228	else if (enmTrpmEvent == TRPM_SOFTWARE_INT)
1229	{
1230	switch (uVector)
1231	{
1232	case X86_XCPT_BP:
1233	case X86_XCPT_OF:
1234	uIntInfoType \|= (VMX_IDT_VECTORING_INFO_TYPE_SW_XCPT << VMX_IDT_VECTORING_INFO_TYPE_SHIFT);
1235	break;
1236
1237	case X86_XCPT_DB:
1238	{
1239	if (fIcebp)
1240	{
1241	uIntInfoType \|= (VMX_IDT_VECTORING_INFO_TYPE_PRIV_SW_XCPT << VMX_IDT_VECTORING_INFO_TYPE_SHIFT);
1242	break;
1243	}
1244	RT_FALL_THRU();
1245	}
1246	default:
1247	uIntInfoType \|= (VMX_IDT_VECTORING_INFO_TYPE_SW_INT << VMX_IDT_VECTORING_INFO_TYPE_SHIFT);
1248	break;
1249	}
1250	}
1251	else
1252	AssertMsgFailed(("Invalid TRPM event type %d\n", enmTrpmEvent));
1253	return uIntInfoType;
1254	}
1255
1256
1257	#ifdef VBOX_WITH_NESTED_HWVIRT_VMX
1258	/**
1259	* Notification callback for when a VM-exit happens outside VMX R0 code (e.g. in
1260	* IEM).
1261	*
1262	* @param pVCpu The cross context virtual CPU structure.
1263	*
1264	* @remarks Can be called from ring-0 as well as ring-3.
1265	*/
1266	VMM_INT_DECL(void) HMNotifyVmxNstGstVmexit(PVMCPU pVCpu)
1267	{
1268	LogFlowFunc(("\n"));
1269
1270	/*
1271	* Transitions to ring-3 flag a full CPU-state change except if we transition to ring-3
1272	* in response to a physical CPU interrupt as no changes to the guest-CPU state are
1273	* expected (see VINF_EM_RAW_INTERRUPT handling in hmR0VmxExitToRing3).
1274	*
1275	* However, with nested-guests, the state -can- change on trips to ring-3 for we might
1276	* try to inject a nested-guest physical interrupt and cause a VMX_EXIT_EXT_INT VM-exit
1277	* for the nested-guest from ring-3.
1278	*
1279	* Signalling reload of just the guest-CPU state that changed with the VM-exit is -not-
1280	* sufficient since HM also needs to reload state related to VM-entry/VM-exit controls
1281	* etc. So signal reloading of the entire state. It does not seem worth making this any
1282	* more fine grained at the moment.
1283	*/
1284	CPUM_ASSERT_NOT_EXTRN(pVCpu, CPUMCTX_EXTRN_ALL);
1285	ASMAtomicUoOrU64(&pVCpu->hm.s.fCtxChanged, HM_CHANGED_ALL_GUEST);
1286
1287	/*
1288	* Make sure we need to merge the guest VMCS controls with the nested-guest
1289	* VMCS controls on the next nested-guest VM-entry.
1290	*/
1291	pVCpu->hm.s.vmx.fMergedNstGstCtls = false;
1292
1293	/*
1294	* Flush the TLB before entering the outer guest execution (mainly required since the
1295	* APIC-access guest-physical address would have changed and probably more things in
1296	* the future).
1297	*/
1298	pVCpu->hm.s.vmx.fSwitchedNstGstFlushTlb = true;
1299
1300	/** @todo Handle releasing of the page-mapping lock later. */
1301	#if 0
1302	if (pVCpu->hm.s.vmx.fVirtApicPageLocked)
1303	{
1304	PGMPhysReleasePageMappingLock(pVCpu->CTX_SUFF(pVM), &pVCpu->hm.s.vmx.PgMapLockVirtApic);
1305	pVCpu->hm.s.vmx.fVirtApicPageLocked = false;
1306	}
1307	#endif
1308	}
1309
1310
1311	/**
1312	* Notification callback for when the nested hypervisor's current VMCS is loaded or
1313	* changed outside VMX R0 code (e.g. in IEM).
1314	*
1315	* This need -not- be called for modifications to the nested hypervisor's current
1316	* VMCS when the guest is in VMX non-root mode as VMCS shadowing is not applicable
1317	* there.
1318	*
1319	* @param pVCpu The cross context virtual CPU structure.
1320	*
1321	* @remarks Can be called from ring-0 as well as ring-3.
1322	*/
1323	VMM_INT_DECL(void) HMNotifyVmxNstGstCurrentVmcsChanged(PVMCPU pVCpu)
1324	{
1325	CPUM_ASSERT_NOT_EXTRN(pVCpu, CPUMCTX_EXTRN_HWVIRT);
1326	ASMAtomicUoOrU64(&pVCpu->hm.s.fCtxChanged, CPUMCTX_EXTRN_HWVIRT);
1327
1328	/*
1329	* Make sure we need to copy the nested hypervisor's current VMCS into the shadow VMCS
1330	* on the next guest VM-entry.
1331	*/
1332	pVCpu->hm.s.vmx.fCopiedNstGstToShadowVmcs = false;
1333	}
1334
1335	#endif /* VBOX_WITH_NESTED_HWVIRT_VMX */
1336

Note: See TracBrowser for help on using the repository browser.

Download in other formats:

© 2023 Oracle
Contact – Privacy policy – Terms of Use