VirtualBox

source: vbox/trunk/src/VBox/VMM/PGM.cpp@ 28800

Last change on this file since 28800 was 28800, checked in by vboxsync, 14 years ago

Automated rebranding to Oracle copyright/license strings via filemuncher
  • Property svn:eol-style set to native
  • Property svn:keywords set to Id
File size: 217.9 KB
Line 
1/* $Id: PGM.cpp 28800 2010-04-27 08:22:32Z vboxsync $ */
2/** @file
3 * PGM - Page Manager and Monitor. (Mixing stuff here, not good?)
4 */
5
6/*
7 * Copyright (C) 2006-2007 Oracle Corporation
8 *
9 * This file is part of VirtualBox Open Source Edition (OSE), as
10 * available from http://www.virtualbox.org. This file is free software;
11 * you can redistribute it and/or modify it under the terms of the GNU
12 * General Public License (GPL) as published by the Free Software
13 * Foundation, in version 2 as it comes in the "COPYING" file of the
14 * VirtualBox OSE distribution. VirtualBox OSE is distributed in the
15 * hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
16 */
17
18
19/** @page pg_pgm PGM - The Page Manager and Monitor
20 *
21 * @see grp_pgm,
22 * @ref pg_pgm_pool,
23 * @ref pg_pgm_phys.
24 *
25 *
26 * @section sec_pgm_modes Paging Modes
27 *
28 * There are three memory contexts: Host Context (HC), Guest Context (GC)
29 * and intermediate context. When talking about paging HC can also be refered to
30 * as "host paging", and GC refered to as "shadow paging".
31 *
32 * We define three basic paging modes: 32-bit, PAE and AMD64. The host paging mode
33 * is defined by the host operating system. The mode used in the shadow paging mode
34 * depends on the host paging mode and what the mode the guest is currently in. The
35 * following relation between the two is defined:
36 *
37 * @verbatim
38 Host > 32-bit | PAE | AMD64 |
39 Guest | | | |
40 ==v================================
41 32-bit 32-bit PAE PAE
42 -------|--------|--------|--------|
43 PAE PAE PAE PAE
44 -------|--------|--------|--------|
45 AMD64 AMD64 AMD64 AMD64
46 -------|--------|--------|--------| @endverbatim
47 *
48 * All configuration except those in the diagonal (upper left) are expected to
49 * require special effort from the switcher (i.e. a bit slower).
50 *
51 *
52 *
53 *
54 * @section sec_pgm_shw The Shadow Memory Context
55 *
56 *
57 * [..]
58 *
59 * Because of guest context mappings requires PDPT and PML4 entries to allow
60 * writing on AMD64, the two upper levels will have fixed flags whatever the
61 * guest is thinking of using there. So, when shadowing the PD level we will
62 * calculate the effective flags of PD and all the higher levels. In legacy
63 * PAE mode this only applies to the PWT and PCD bits (the rest are
64 * ignored/reserved/MBZ). We will ignore those bits for the present.
65 *
66 *
67 *
68 * @section sec_pgm_int The Intermediate Memory Context
69 *
70 * The world switch goes thru an intermediate memory context which purpose it is
71 * to provide different mappings of the switcher code. All guest mappings are also
72 * present in this context.
73 *
74 * The switcher code is mapped at the same location as on the host, at an
75 * identity mapped location (physical equals virtual address), and at the
76 * hypervisor location. The identity mapped location is for when the world
77 * switches that involves disabling paging.
78 *
79 * PGM maintain page tables for 32-bit, PAE and AMD64 paging modes. This
80 * simplifies switching guest CPU mode and consistency at the cost of more
81 * code to do the work. All memory use for those page tables is located below
82 * 4GB (this includes page tables for guest context mappings).
83 *
84 *
85 * @subsection subsec_pgm_int_gc Guest Context Mappings
86 *
87 * During assignment and relocation of a guest context mapping the intermediate
88 * memory context is used to verify the new location.
89 *
90 * Guest context mappings are currently restricted to below 4GB, for reasons
91 * of simplicity. This may change when we implement AMD64 support.
92 *
93 *
94 *
95 *
96 * @section sec_pgm_misc Misc
97 *
98 * @subsection subsec_pgm_misc_diff Differences Between Legacy PAE and Long Mode PAE
99 *
100 * The differences between legacy PAE and long mode PAE are:
101 * -# PDPE bits 1, 2, 5 and 6 are defined differently. In leagcy mode they are
102 * all marked down as must-be-zero, while in long mode 1, 2 and 5 have the
103 * usual meanings while 6 is ignored (AMD). This means that upon switching to
104 * legacy PAE mode we'll have to clear these bits and when going to long mode
105 * they must be set. This applies to both intermediate and shadow contexts,
106 * however we don't need to do it for the intermediate one since we're
107 * executing with CR0.WP at that time.
108 * -# CR3 allows a 32-byte aligned address in legacy mode, while in long mode
109 * a page aligned one is required.
110 *
111 *
112 * @section sec_pgm_handlers Access Handlers
113 *
114 * Placeholder.
115 *
116 *
117 * @subsection sec_pgm_handlers_virt Virtual Access Handlers
118 *
119 * Placeholder.
120 *
121 *
122 * @subsection sec_pgm_handlers_virt Virtual Access Handlers
123 *
124 * We currently implement three types of virtual access handlers: ALL, WRITE
125 * and HYPERVISOR (WRITE). See PGMVIRTHANDLERTYPE for some more details.
126 *
127 * The HYPERVISOR access handlers is kept in a separate tree since it doesn't apply
128 * to physical pages (PGMTREES::HyperVirtHandlers) and only needs to be consulted in
129 * a special \#PF case. The ALL and WRITE are in the PGMTREES::VirtHandlers tree, the
130 * rest of this section is going to be about these handlers.
131 *
132 * We'll go thru the life cycle of a handler and try make sense of it all, don't know
133 * how successfull this is gonna be...
134 *
135 * 1. A handler is registered thru the PGMR3HandlerVirtualRegister and
136 * PGMHandlerVirtualRegisterEx APIs. We check for conflicting virtual handlers
137 * and create a new node that is inserted into the AVL tree (range key). Then
138 * a full PGM resync is flagged (clear pool, sync cr3, update virtual bit of PGMPAGE).
139 *
140 * 2. The following PGMSyncCR3/SyncCR3 operation will first make invoke HandlerVirtualUpdate.
141 *
142 * 2a. HandlerVirtualUpdate will will lookup all the pages covered by virtual handlers
143 * via the current guest CR3 and update the physical page -> virtual handler
144 * translation. Needless to say, this doesn't exactly scale very well. If any changes
145 * are detected, it will flag a virtual bit update just like we did on registration.
146 * PGMPHYS pages with changes will have their virtual handler state reset to NONE.
147 *
148 * 2b. The virtual bit update process will iterate all the pages covered by all the
149 * virtual handlers and update the PGMPAGE virtual handler state to the max of all
150 * virtual handlers on that page.
151 *
152 * 2c. Back in SyncCR3 we will now flush the entire shadow page cache to make sure
153 * we don't miss any alias mappings of the monitored pages.
154 *
155 * 2d. SyncCR3 will then proceed with syncing the CR3 table.
156 *
157 * 3. \#PF(np,read) on a page in the range. This will cause it to be synced
158 * read-only and resumed if it's a WRITE handler. If it's an ALL handler we
159 * will call the handlers like in the next step. If the physical mapping has
160 * changed we will - some time in the future - perform a handler callback
161 * (optional) and update the physical -> virtual handler cache.
162 *
163 * 4. \#PF(,write) on a page in the range. This will cause the handler to
164 * be invoked.
165 *
166 * 5. The guest invalidates the page and changes the physical backing or
167 * unmaps it. This should cause the invalidation callback to be invoked
168 * (it might not yet be 100% perfect). Exactly what happens next... is
169 * this where we mess up and end up out of sync for a while?
170 *
171 * 6. The handler is deregistered by the client via PGMHandlerVirtualDeregister.
172 * We will then set all PGMPAGEs in the physical -> virtual handler cache for
173 * this handler to NONE and trigger a full PGM resync (basically the same
174 * as int step 1). Which means 2 is executed again.
175 *
176 *
177 * @subsubsection sub_sec_pgm_handler_virt_todo TODOs
178 *
179 * There is a bunch of things that needs to be done to make the virtual handlers
180 * work 100% correctly and work more efficiently.
181 *
182 * The first bit hasn't been implemented yet because it's going to slow the
183 * whole mess down even more, and besides it seems to be working reliably for
184 * our current uses. OTOH, some of the optimizations might end up more or less
185 * implementing the missing bits, so we'll see.
186 *
187 * On the optimization side, the first thing to do is to try avoid unnecessary
188 * cache flushing. Then try team up with the shadowing code to track changes
189 * in mappings by means of access to them (shadow in), updates to shadows pages,
190 * invlpg, and shadow PT discarding (perhaps).
191 *
192 * Some idea that have popped up for optimization for current and new features:
193 * - bitmap indicating where there are virtual handlers installed.
194 * (4KB => 2**20 pages, page 2**12 => covers 32-bit address space 1:1!)
195 * - Further optimize this by min/max (needs min/max avl getters).
196 * - Shadow page table entry bit (if any left)?
197 *
198 */
199
200
201/** @page pg_pgm_phys PGM Physical Guest Memory Management
202 *
203 *
204 * Objectives:
205 * - Guest RAM over-commitment using memory ballooning,
206 * zero pages and general page sharing.
207 * - Moving or mirroring a VM onto a different physical machine.
208 *
209 *
210 * @subsection subsec_pgmPhys_Definitions Definitions
211 *
212 * Allocation chunk - A RTR0MemObjAllocPhysNC object and the tracking
213 * machinery assoicated with it.
214 *
215 *
216 *
217 *
218 * @subsection subsec_pgmPhys_AllocPage Allocating a page.
219 *
220 * Initially we map *all* guest memory to the (per VM) zero page, which
221 * means that none of the read functions will cause pages to be allocated.
222 *
223 * Exception, access bit in page tables that have been shared. This must
224 * be handled, but we must also make sure PGMGst*Modify doesn't make
225 * unnecessary modifications.
226 *
227 * Allocation points:
228 * - PGMPhysSimpleWriteGCPhys and PGMPhysWrite.
229 * - Replacing a zero page mapping at \#PF.
230 * - Replacing a shared page mapping at \#PF.
231 * - ROM registration (currently MMR3RomRegister).
232 * - VM restore (pgmR3Load).
233 *
234 * For the first three it would make sense to keep a few pages handy
235 * until we've reached the max memory commitment for the VM.
236 *
237 * For the ROM registration, we know exactly how many pages we need
238 * and will request these from ring-0. For restore, we will save
239 * the number of non-zero pages in the saved state and allocate
240 * them up front. This would allow the ring-0 component to refuse
241 * the request if the isn't sufficient memory available for VM use.
242 *
243 * Btw. for both ROM and restore allocations we won't be requiring
244 * zeroed pages as they are going to be filled instantly.
245 *
246 *
247 * @subsection subsec_pgmPhys_FreePage Freeing a page
248 *
249 * There are a few points where a page can be freed:
250 * - After being replaced by the zero page.
251 * - After being replaced by a shared page.
252 * - After being ballooned by the guest additions.
253 * - At reset.
254 * - At restore.
255 *
256 * When freeing one or more pages they will be returned to the ring-0
257 * component and replaced by the zero page.
258 *
259 * The reasoning for clearing out all the pages on reset is that it will
260 * return us to the exact same state as on power on, and may thereby help
261 * us reduce the memory load on the system. Further it might have a
262 * (temporary) positive influence on memory fragmentation (@see subsec_pgmPhys_Fragmentation).
263 *
264 * On restore, as mention under the allocation topic, pages should be
265 * freed / allocated depending on how many is actually required by the
266 * new VM state. The simplest approach is to do like on reset, and free
267 * all non-ROM pages and then allocate what we need.
268 *
269 * A measure to prevent some fragmentation, would be to let each allocation
270 * chunk have some affinity towards the VM having allocated the most pages
271 * from it. Also, try make sure to allocate from allocation chunks that
272 * are almost full. Admittedly, both these measures might work counter to
273 * our intentions and its probably not worth putting a lot of effort,
274 * cpu time or memory into this.
275 *
276 *
277 * @subsection subsec_pgmPhys_SharePage Sharing a page
278 *
279 * The basic idea is that there there will be a idle priority kernel
280 * thread walking the non-shared VM pages hashing them and looking for
281 * pages with the same checksum. If such pages are found, it will compare
282 * them byte-by-byte to see if they actually are identical. If found to be
283 * identical it will allocate a shared page, copy the content, check that
284 * the page didn't change while doing this, and finally request both the
285 * VMs to use the shared page instead. If the page is all zeros (special
286 * checksum and byte-by-byte check) it will request the VM that owns it
287 * to replace it with the zero page.
288 *
289 * To make this efficient, we will have to make sure not to try share a page
290 * that will change its contents soon. This part requires the most work.
291 * A simple idea would be to request the VM to write monitor the page for
292 * a while to make sure it isn't modified any time soon. Also, it may
293 * make sense to skip pages that are being write monitored since this
294 * information is readily available to the thread if it works on the
295 * per-VM guest memory structures (presently called PGMRAMRANGE).
296 *
297 *
298 * @subsection subsec_pgmPhys_Fragmentation Fragmentation Concerns and Counter Measures
299 *
300 * The pages are organized in allocation chunks in ring-0, this is a necessity
301 * if we wish to have an OS agnostic approach to this whole thing. (On Linux we
302 * could easily work on a page-by-page basis if we liked. Whether this is possible
303 * or efficient on NT I don't quite know.) Fragmentation within these chunks may
304 * become a problem as part of the idea here is that we wish to return memory to
305 * the host system.
306 *
307 * For instance, starting two VMs at the same time, they will both allocate the
308 * guest memory on-demand and if permitted their page allocations will be
309 * intermixed. Shut down one of the two VMs and it will be difficult to return
310 * any memory to the host system because the page allocation for the two VMs are
311 * mixed up in the same allocation chunks.
312 *
313 * To further complicate matters, when pages are freed because they have been
314 * ballooned or become shared/zero the whole idea is that the page is supposed
315 * to be reused by another VM or returned to the host system. This will cause
316 * allocation chunks to contain pages belonging to different VMs and prevent
317 * returning memory to the host when one of those VM shuts down.
318 *
319 * The only way to really deal with this problem is to move pages. This can
320 * either be done at VM shutdown and or by the idle priority worker thread
321 * that will be responsible for finding sharable/zero pages. The mechanisms
322 * involved for coercing a VM to move a page (or to do it for it) will be
323 * the same as when telling it to share/zero a page.
324 *
325 *
326 * @subsection subsec_pgmPhys_Tracking Tracking Structures And Their Cost
327 *
328 * There's a difficult balance between keeping the per-page tracking structures
329 * (global and guest page) easy to use and keeping them from eating too much
330 * memory. We have limited virtual memory resources available when operating in
331 * 32-bit kernel space (on 64-bit there'll it's quite a different story). The
332 * tracking structures will be attemted designed such that we can deal with up
333 * to 32GB of memory on a 32-bit system and essentially unlimited on 64-bit ones.
334 *
335 *
336 * @subsubsection subsubsec_pgmPhys_Tracking_Kernel Kernel Space
337 *
338 * @see pg_GMM
339 *
340 * @subsubsection subsubsec_pgmPhys_Tracking_PerVM Per-VM
341 *
342 * Fixed info is the physical address of the page (HCPhys) and the page id
343 * (described above). Theoretically we'll need 48(-12) bits for the HCPhys part.
344 * Today we've restricting ourselves to 40(-12) bits because this is the current
345 * restrictions of all AMD64 implementations (I think Barcelona will up this
346 * to 48(-12) bits, not that it really matters) and I needed the bits for
347 * tracking mappings of a page. 48-12 = 36. That leaves 28 bits, which means a
348 * decent range for the page id: 2^(28+12) = 1024TB.
349 *
350 * In additions to these, we'll have to keep maintaining the page flags as we
351 * currently do. Although it wouldn't harm to optimize these quite a bit, like
352 * for instance the ROM shouldn't depend on having a write handler installed
353 * in order for it to become read-only. A RO/RW bit should be considered so
354 * that the page syncing code doesn't have to mess about checking multiple
355 * flag combinations (ROM || RW handler || write monitored) in order to
356 * figure out how to setup a shadow PTE. But this of course, is second
357 * priority at present. Current this requires 12 bits, but could probably
358 * be optimized to ~8.
359 *
360 * Then there's the 24 bits used to track which shadow page tables are
361 * currently mapping a page for the purpose of speeding up physical
362 * access handlers, and thereby the page pool cache. More bit for this
363 * purpose wouldn't hurt IIRC.
364 *
365 * Then there is a new bit in which we need to record what kind of page
366 * this is, shared, zero, normal or write-monitored-normal. This'll
367 * require 2 bits. One bit might be needed for indicating whether a
368 * write monitored page has been written to. And yet another one or
369 * two for tracking migration status. 3-4 bits total then.
370 *
371 * Whatever is left will can be used to record the sharabilitiy of a
372 * page. The page checksum will not be stored in the per-VM table as
373 * the idle thread will not be permitted to do modifications to it.
374 * It will instead have to keep its own working set of potentially
375 * shareable pages and their check sums and stuff.
376 *
377 * For the present we'll keep the current packing of the
378 * PGMRAMRANGE::aHCPhys to keep the changes simple, only of course,
379 * we'll have to change it to a struct with a total of 128-bits at
380 * our disposal.
381 *
382 * The initial layout will be like this:
383 * @verbatim
384 RTHCPHYS HCPhys; The current stuff.
385 63:40 Current shadow PT tracking stuff.
386 39:12 The physical page frame number.
387 11:0 The current flags.
388 uint32_t u28PageId : 28; The page id.
389 uint32_t u2State : 2; The page state { zero, shared, normal, write monitored }.
390 uint32_t fWrittenTo : 1; Whether a write monitored page was written to.
391 uint32_t u1Reserved : 1; Reserved for later.
392 uint32_t u32Reserved; Reserved for later, mostly sharing stats.
393 @endverbatim
394 *
395 * The final layout will be something like this:
396 * @verbatim
397 RTHCPHYS HCPhys; The current stuff.
398 63:48 High page id (12+).
399 47:12 The physical page frame number.
400 11:0 Low page id.
401 uint32_t fReadOnly : 1; Whether it's readonly page (rom or monitored in some way).
402 uint32_t u3Type : 3; The page type {RESERVED, MMIO, MMIO2, ROM, shadowed ROM, RAM}.
403 uint32_t u2PhysMon : 2; Physical access handler type {none, read, write, all}.
404 uint32_t u2VirtMon : 2; Virtual access handler type {none, read, write, all}..
405 uint32_t u2State : 2; The page state { zero, shared, normal, write monitored }.
406 uint32_t fWrittenTo : 1; Whether a write monitored page was written to.
407 uint32_t u20Reserved : 20; Reserved for later, mostly sharing stats.
408 uint32_t u32Tracking; The shadow PT tracking stuff, roughly.
409 @endverbatim
410 *
411 * Cost wise, this means we'll double the cost for guest memory. There isn't anyway
412 * around that I'm afraid. It means that the cost of dealing out 32GB of memory
413 * to one or more VMs is: (32GB >> PAGE_SHIFT) * 16 bytes, or 128MBs. Or another
414 * example, the VM heap cost when assigning 1GB to a VM will be: 4MB.
415 *
416 * A couple of cost examples for the total cost per-VM + kernel.
417 * 32-bit Windows and 32-bit linux:
418 * 1GB guest ram, 256K pages: 4MB + 2MB(+) = 6MB
419 * 4GB guest ram, 1M pages: 16MB + 8MB(+) = 24MB
420 * 32GB guest ram, 8M pages: 128MB + 64MB(+) = 192MB
421 * 64-bit Windows and 64-bit linux:
422 * 1GB guest ram, 256K pages: 4MB + 3MB(+) = 7MB
423 * 4GB guest ram, 1M pages: 16MB + 12MB(+) = 28MB
424 * 32GB guest ram, 8M pages: 128MB + 96MB(+) = 224MB
425 *
426 * UPDATE - 2007-09-27:
427 * Will need a ballooned flag/state too because we cannot
428 * trust the guest 100% and reporting the same page as ballooned more
429 * than once will put the GMM off balance.
430 *
431 *
432 * @subsection subsec_pgmPhys_Serializing Serializing Access
433 *
434 * Initially, we'll try a simple scheme:
435 *
436 * - The per-VM RAM tracking structures (PGMRAMRANGE) is only modified
437 * by the EMT thread of that VM while in the pgm critsect.
438 * - Other threads in the VM process that needs to make reliable use of
439 * the per-VM RAM tracking structures will enter the critsect.
440 * - No process external thread or kernel thread will ever try enter
441 * the pgm critical section, as that just won't work.
442 * - The idle thread (and similar threads) doesn't not need 100% reliable
443 * data when performing it tasks as the EMT thread will be the one to
444 * do the actual changes later anyway. So, as long as it only accesses
445 * the main ram range, it can do so by somehow preventing the VM from
446 * being destroyed while it works on it...
447 *
448 * - The over-commitment management, including the allocating/freeing
449 * chunks, is serialized by a ring-0 mutex lock (a fast one since the
450 * more mundane mutex implementation is broken on Linux).
451 * - A separeate mutex is protecting the set of allocation chunks so
452 * that pages can be shared or/and freed up while some other VM is
453 * allocating more chunks. This mutex can be take from under the other
454 * one, but not the otherway around.
455 *
456 *
457 * @subsection subsec_pgmPhys_Request VM Request interface
458 *
459 * When in ring-0 it will become necessary to send requests to a VM so it can
460 * for instance move a page while defragmenting during VM destroy. The idle
461 * thread will make use of this interface to request VMs to setup shared
462 * pages and to perform write monitoring of pages.
463 *
464 * I would propose an interface similar to the current VMReq interface, similar
465 * in that it doesn't require locking and that the one sending the request may
466 * wait for completion if it wishes to. This shouldn't be very difficult to
467 * realize.
468 *
469 * The requests themselves are also pretty simple. They are basically:
470 * -# Check that some precondition is still true.
471 * -# Do the update.
472 * -# Update all shadow page tables involved with the page.
473 *
474 * The 3rd step is identical to what we're already doing when updating a
475 * physical handler, see pgmHandlerPhysicalSetRamFlagsAndFlushShadowPTs.
476 *
477 *
478 *
479 * @section sec_pgmPhys_MappingCaches Mapping Caches
480 *
481 * In order to be able to map in and out memory and to be able to support
482 * guest with more RAM than we've got virtual address space, we'll employing
483 * a mapping cache. There is already a tiny one for GC (see PGMGCDynMapGCPageEx)
484 * and we'll create a similar one for ring-0 unless we decide to setup a dedicate
485 * memory context for the HWACCM execution.
486 *
487 *
488 * @subsection subsec_pgmPhys_MappingCaches_R3 Ring-3
489 *
490 * We've considered implementing the ring-3 mapping cache page based but found
491 * that this was bother some when one had to take into account TLBs+SMP and
492 * portability (missing the necessary APIs on several platforms). There were
493 * also some performance concerns with this approach which hadn't quite been
494 * worked out.
495 *
496 * Instead, we'll be mapping allocation chunks into the VM process. This simplifies
497 * matters greatly quite a bit since we don't need to invent any new ring-0 stuff,
498 * only some minor RTR0MEMOBJ mapping stuff. The main concern here is that mapping
499 * compared to the previous idea is that mapping or unmapping a 1MB chunk is more
500 * costly than a single page, although how much more costly is uncertain. We'll
501 * try address this by using a very big cache, preferably bigger than the actual
502 * VM RAM size if possible. The current VM RAM sizes should give some idea for
503 * 32-bit boxes, while on 64-bit we can probably get away with employing an
504 * unlimited cache.
505 *
506 * The cache have to parts, as already indicated, the ring-3 side and the
507 * ring-0 side.
508 *
509 * The ring-0 will be tied to the page allocator since it will operate on the
510 * memory objects it contains. It will therefore require the first ring-0 mutex
511 * discussed in @ref subsec_pgmPhys_Serializing. We
512 * some double house keeping wrt to who has mapped what I think, since both
513 * VMMR0.r0 and RTR0MemObj will keep track of mapping relataions
514 *
515 * The ring-3 part will be protected by the pgm critsect. For simplicity, we'll
516 * require anyone that desires to do changes to the mapping cache to do that
517 * from within this critsect. Alternatively, we could employ a separate critsect
518 * for serializing changes to the mapping cache as this would reduce potential
519 * contention with other threads accessing mappings unrelated to the changes
520 * that are in process. We can see about this later, contention will show
521 * up in the statistics anyway, so it'll be simple to tell.
522 *
523 * The organization of the ring-3 part will be very much like how the allocation
524 * chunks are organized in ring-0, that is in an AVL tree by chunk id. To avoid
525 * having to walk the tree all the time, we'll have a couple of lookaside entries
526 * like in we do for I/O ports and MMIO in IOM.
527 *
528 * The simplified flow of a PGMPhysRead/Write function:
529 * -# Enter the PGM critsect.
530 * -# Lookup GCPhys in the ram ranges and get the Page ID.
531 * -# Calc the Allocation Chunk ID from the Page ID.
532 * -# Check the lookaside entries and then the AVL tree for the Chunk ID.
533 * If not found in cache:
534 * -# Call ring-0 and request it to be mapped and supply
535 * a chunk to be unmapped if the cache is maxed out already.
536 * -# Insert the new mapping into the AVL tree (id + R3 address).
537 * -# Update the relevant lookaside entry and return the mapping address.
538 * -# Do the read/write according to monitoring flags and everything.
539 * -# Leave the critsect.
540 *
541 *
542 * @section sec_pgmPhys_Fallback Fallback
543 *
544 * Current all the "second tier" hosts will not support the RTR0MemObjAllocPhysNC
545 * API and thus require a fallback.
546 *
547 * So, when RTR0MemObjAllocPhysNC returns VERR_NOT_SUPPORTED the page allocator
548 * will return to the ring-3 caller (and later ring-0) and asking it to seed
549 * the page allocator with some fresh pages (VERR_GMM_SEED_ME). Ring-3 will
550 * then perform an SUPR3PageAlloc(cbChunk >> PAGE_SHIFT) call and make a
551 * "SeededAllocPages" call to ring-0.
552 *
553 * The first time ring-0 sees the VERR_NOT_SUPPORTED failure it will disable
554 * all page sharing (zero page detection will continue). It will also force
555 * all allocations to come from the VM which seeded the page. Both these
556 * measures are taken to make sure that there will never be any need for
557 * mapping anything into ring-3 - everything will be mapped already.
558 *
559 * Whether we'll continue to use the current MM locked memory management
560 * for this I don't quite know (I'd prefer not to and just ditch that all
561 * togther), we'll see what's simplest to do.
562 *
563 *
564 *
565 * @section sec_pgmPhys_Changes Changes
566 *
567 * Breakdown of the changes involved?
568 */
569
570/*******************************************************************************
571* Header Files *
572*******************************************************************************/
573#define LOG_GROUP LOG_GROUP_PGM
574#include <VBox/dbgf.h>
575#include <VBox/pgm.h>
576#include <VBox/cpum.h>
577#include <VBox/iom.h>
578#include <VBox/sup.h>
579#include <VBox/mm.h>
580#include <VBox/em.h>
581#include <VBox/stam.h>
582#include <VBox/rem.h>
583#include <VBox/selm.h>
584#include <VBox/ssm.h>
585#include <VBox/hwaccm.h>
586#include "PGMInternal.h"
587#include <VBox/vm.h>
588#include "PGMInline.h"
589
590#include <VBox/dbg.h>
591#include <VBox/param.h>
592#include <VBox/err.h>
593
594#include <iprt/asm.h>
595#include <iprt/assert.h>
596#include <iprt/env.h>
597#include <iprt/mem.h>
598#include <iprt/file.h>
599#include <iprt/string.h>
600#include <iprt/thread.h>
601
602
603/*******************************************************************************
604* Defined Constants And Macros *
605*******************************************************************************/
606/** Saved state data unit version for 2.5.x and later. */
607#define PGM_SAVED_STATE_VERSION 9
608/** Saved state data unit version for 2.2.2 and later. */
609#define PGM_SAVED_STATE_VERSION_2_2_2 8
610/** Saved state data unit version for 2.2.0. */
611#define PGM_SAVED_STATE_VERSION_RR_DESC 7
612/** Saved state data unit version. */
613#define PGM_SAVED_STATE_VERSION_OLD_PHYS_CODE 6
614
615
616/*******************************************************************************
617* Internal Functions *
618*******************************************************************************/
619static int pgmR3InitPaging(PVM pVM);
620static void pgmR3InitStats(PVM pVM);
621static DECLCALLBACK(void) pgmR3PhysInfo(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
622static DECLCALLBACK(void) pgmR3InfoMode(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
623static DECLCALLBACK(void) pgmR3InfoCr3(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
624static DECLCALLBACK(int) pgmR3RelocatePhysHandler(PAVLROGCPHYSNODECORE pNode, void *pvUser);
625static DECLCALLBACK(int) pgmR3RelocateVirtHandler(PAVLROGCPTRNODECORE pNode, void *pvUser);
626static DECLCALLBACK(int) pgmR3RelocateHyperVirtHandler(PAVLROGCPTRNODECORE pNode, void *pvUser);
627#ifdef VBOX_STRICT
628static DECLCALLBACK(void) pgmR3ResetNoMorePhysWritesFlag(PVM pVM, VMSTATE enmState, VMSTATE enmOldState, void *pvUser);
629#endif
630static int pgmR3ModeDataInit(PVM pVM, bool fResolveGCAndR0);
631static void pgmR3ModeDataSwitch(PVM pVM, PVMCPU pVCpu, PGMMODE enmShw, PGMMODE enmGst);
632static PGMMODE pgmR3CalcShadowMode(PVM pVM, PGMMODE enmGuestMode, SUPPAGINGMODE enmHostMode, PGMMODE enmShadowMode, VMMSWITCHER *penmSwitcher);
633
634#ifdef VBOX_WITH_DEBUGGER
635/** @todo Convert the first two commands to 'info' items. */
636static DECLCALLBACK(int) pgmR3CmdRam(PCDBGCCMD pCmd, PDBGCCMDHLP pCmdHlp, PVM pVM, PCDBGCVAR paArgs, unsigned cArgs, PDBGCVAR pResult);
637static DECLCALLBACK(int) pgmR3CmdError(PCDBGCCMD pCmd, PDBGCCMDHLP pCmdHlp, PVM pVM, PCDBGCVAR paArgs, unsigned cArgs, PDBGCVAR pResult);
638static DECLCALLBACK(int) pgmR3CmdSync(PCDBGCCMD pCmd, PDBGCCMDHLP pCmdHlp, PVM pVM, PCDBGCVAR paArgs, unsigned cArgs, PDBGCVAR pResult);
639static DECLCALLBACK(int) pgmR3CmdSyncAlways(PCDBGCCMD pCmd, PDBGCCMDHLP pCmdHlp, PVM pVM, PCDBGCVAR paArgs, unsigned cArgs, PDBGCVAR pResult);
640# ifdef VBOX_STRICT
641static DECLCALLBACK(int) pgmR3CmdAssertCR3(PCDBGCCMD pCmd, PDBGCCMDHLP pCmdHlp, PVM pVM, PCDBGCVAR paArgs, unsigned cArgs, PDBGCVAR pResult);
642# endif
643static DECLCALLBACK(int) pgmR3CmdPhysToFile(PCDBGCCMD pCmd, PDBGCCMDHLP pCmdHlp, PVM pVM, PCDBGCVAR paArgs, unsigned cArgs, PDBGCVAR pResult);
644#endif
645
646
647/*******************************************************************************
648* Global Variables *
649*******************************************************************************/
650#ifdef VBOX_WITH_DEBUGGER
651/** Argument descriptors for '.pgmerror' and '.pgmerroroff'. */
652static const DBGCVARDESC g_aPgmErrorArgs[] =
653{
654 /* cTimesMin, cTimesMax, enmCategory, fFlags, pszName, pszDescription */
655 { 0, 1, DBGCVAR_CAT_STRING, 0, "where", "Error injection location." },
656};
657
658static const DBGCVARDESC g_aPgmPhysToFileArgs[] =
659{
660 /* cTimesMin, cTimesMax, enmCategory, fFlags, pszName, pszDescription */
661 { 1, 1, DBGCVAR_CAT_STRING, 0, "file", "The file name." },
662 { 0, 1, DBGCVAR_CAT_STRING, 0, "nozero", "If present, zero pages are skipped." },
663};
664
665/** Command descriptors. */
666static const DBGCCMD g_aCmds[] =
667{
668 /* pszCmd, cArgsMin, cArgsMax, paArgDesc, cArgDescs, pResultDesc, fFlags, pfnHandler pszSyntax, ....pszDescription */
669 { "pgmram", 0, 0, NULL, 0, NULL, 0, pgmR3CmdRam, "", "Display the ram ranges." },
670 { "pgmsync", 0, 0, NULL, 0, NULL, 0, pgmR3CmdSync, "", "Sync the CR3 page." },
671 { "pgmerror", 0, 1, &g_aPgmErrorArgs[0], 1, NULL, 0, pgmR3CmdError, "", "Enables inject runtime of errors into parts of PGM." },
672 { "pgmerroroff", 0, 1, &g_aPgmErrorArgs[0], 1, NULL, 0, pgmR3CmdError, "", "Disables inject runtime errors into parts of PGM." },
673#ifdef VBOX_STRICT
674 { "pgmassertcr3", 0, 0, NULL, 0, NULL, 0, pgmR3CmdAssertCR3, "", "Check the shadow CR3 mapping." },
675#endif
676 { "pgmsyncalways", 0, 0, NULL, 0, NULL, 0, pgmR3CmdSyncAlways, "", "Toggle permanent CR3 syncing." },
677 { "pgmphystofile", 1, 2, &g_aPgmPhysToFileArgs[0], 2, NULL, 0, pgmR3CmdPhysToFile, "", "Save the physical memory to file." },
678};
679#endif
680
681
682
683
684/*
685 * Shadow - 32-bit mode
686 */
687#define PGM_SHW_TYPE PGM_TYPE_32BIT
688#define PGM_SHW_NAME(name) PGM_SHW_NAME_32BIT(name)
689#define PGM_SHW_NAME_RC_STR(name) PGM_SHW_NAME_RC_32BIT_STR(name)
690#define PGM_SHW_NAME_R0_STR(name) PGM_SHW_NAME_R0_32BIT_STR(name)
691#include "PGMShw.h"
692
693/* Guest - real mode */
694#define PGM_GST_TYPE PGM_TYPE_REAL
695#define PGM_GST_NAME(name) PGM_GST_NAME_REAL(name)
696#define PGM_GST_NAME_RC_STR(name) PGM_GST_NAME_RC_REAL_STR(name)
697#define PGM_GST_NAME_R0_STR(name) PGM_GST_NAME_R0_REAL_STR(name)
698#define PGM_BTH_NAME(name) PGM_BTH_NAME_32BIT_REAL(name)
699#define PGM_BTH_NAME_RC_STR(name) PGM_BTH_NAME_RC_32BIT_REAL_STR(name)
700#define PGM_BTH_NAME_R0_STR(name) PGM_BTH_NAME_R0_32BIT_REAL_STR(name)
701#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_32BIT_PT_FOR_PHYS
702#define BTH_PGMPOOLKIND_ROOT PGMPOOLKIND_32BIT_PD_PHYS
703#include "PGMBth.h"
704#include "PGMGstDefs.h"
705#include "PGMGst.h"
706#undef BTH_PGMPOOLKIND_PT_FOR_PT
707#undef BTH_PGMPOOLKIND_ROOT
708#undef PGM_BTH_NAME
709#undef PGM_BTH_NAME_RC_STR
710#undef PGM_BTH_NAME_R0_STR
711#undef PGM_GST_TYPE
712#undef PGM_GST_NAME
713#undef PGM_GST_NAME_RC_STR
714#undef PGM_GST_NAME_R0_STR
715
716/* Guest - protected mode */
717#define PGM_GST_TYPE PGM_TYPE_PROT
718#define PGM_GST_NAME(name) PGM_GST_NAME_PROT(name)
719#define PGM_GST_NAME_RC_STR(name) PGM_GST_NAME_RC_PROT_STR(name)
720#define PGM_GST_NAME_R0_STR(name) PGM_GST_NAME_R0_PROT_STR(name)
721#define PGM_BTH_NAME(name) PGM_BTH_NAME_32BIT_PROT(name)
722#define PGM_BTH_NAME_RC_STR(name) PGM_BTH_NAME_RC_32BIT_PROT_STR(name)
723#define PGM_BTH_NAME_R0_STR(name) PGM_BTH_NAME_R0_32BIT_PROT_STR(name)
724#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_32BIT_PT_FOR_PHYS
725#define BTH_PGMPOOLKIND_ROOT PGMPOOLKIND_32BIT_PD_PHYS
726#include "PGMBth.h"
727#include "PGMGstDefs.h"
728#include "PGMGst.h"
729#undef BTH_PGMPOOLKIND_PT_FOR_PT
730#undef BTH_PGMPOOLKIND_ROOT
731#undef PGM_BTH_NAME
732#undef PGM_BTH_NAME_RC_STR
733#undef PGM_BTH_NAME_R0_STR
734#undef PGM_GST_TYPE
735#undef PGM_GST_NAME
736#undef PGM_GST_NAME_RC_STR
737#undef PGM_GST_NAME_R0_STR
738
739/* Guest - 32-bit mode */
740#define PGM_GST_TYPE PGM_TYPE_32BIT
741#define PGM_GST_NAME(name) PGM_GST_NAME_32BIT(name)
742#define PGM_GST_NAME_RC_STR(name) PGM_GST_NAME_RC_32BIT_STR(name)
743#define PGM_GST_NAME_R0_STR(name) PGM_GST_NAME_R0_32BIT_STR(name)
744#define PGM_BTH_NAME(name) PGM_BTH_NAME_32BIT_32BIT(name)
745#define PGM_BTH_NAME_RC_STR(name) PGM_BTH_NAME_RC_32BIT_32BIT_STR(name)
746#define PGM_BTH_NAME_R0_STR(name) PGM_BTH_NAME_R0_32BIT_32BIT_STR(name)
747#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_32BIT_PT_FOR_32BIT_PT
748#define BTH_PGMPOOLKIND_PT_FOR_BIG PGMPOOLKIND_32BIT_PT_FOR_32BIT_4MB
749#define BTH_PGMPOOLKIND_ROOT PGMPOOLKIND_32BIT_PD
750#include "PGMBth.h"
751#include "PGMGstDefs.h"
752#include "PGMGst.h"
753#undef BTH_PGMPOOLKIND_PT_FOR_BIG
754#undef BTH_PGMPOOLKIND_PT_FOR_PT
755#undef BTH_PGMPOOLKIND_ROOT
756#undef PGM_BTH_NAME
757#undef PGM_BTH_NAME_RC_STR
758#undef PGM_BTH_NAME_R0_STR
759#undef PGM_GST_TYPE
760#undef PGM_GST_NAME
761#undef PGM_GST_NAME_RC_STR
762#undef PGM_GST_NAME_R0_STR
763
764#undef PGM_SHW_TYPE
765#undef PGM_SHW_NAME
766#undef PGM_SHW_NAME_RC_STR
767#undef PGM_SHW_NAME_R0_STR
768
769
770/*
771 * Shadow - PAE mode
772 */
773#define PGM_SHW_TYPE PGM_TYPE_PAE
774#define PGM_SHW_NAME(name) PGM_SHW_NAME_PAE(name)
775#define PGM_SHW_NAME_RC_STR(name) PGM_SHW_NAME_RC_PAE_STR(name)
776#define PGM_SHW_NAME_R0_STR(name) PGM_SHW_NAME_R0_PAE_STR(name)
777#define PGM_BTH_NAME(name) PGM_BTH_NAME_PAE_REAL(name)
778#include "PGMShw.h"
779
780/* Guest - real mode */
781#define PGM_GST_TYPE PGM_TYPE_REAL
782#define PGM_GST_NAME(name) PGM_GST_NAME_REAL(name)
783#define PGM_GST_NAME_RC_STR(name) PGM_GST_NAME_RC_REAL_STR(name)
784#define PGM_GST_NAME_R0_STR(name) PGM_GST_NAME_R0_REAL_STR(name)
785#define PGM_BTH_NAME(name) PGM_BTH_NAME_PAE_REAL(name)
786#define PGM_BTH_NAME_RC_STR(name) PGM_BTH_NAME_RC_PAE_REAL_STR(name)
787#define PGM_BTH_NAME_R0_STR(name) PGM_BTH_NAME_R0_PAE_REAL_STR(name)
788#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_PHYS
789#define BTH_PGMPOOLKIND_ROOT PGMPOOLKIND_PAE_PDPT_PHYS
790#include "PGMGstDefs.h"
791#include "PGMBth.h"
792#undef BTH_PGMPOOLKIND_PT_FOR_PT
793#undef BTH_PGMPOOLKIND_ROOT
794#undef PGM_BTH_NAME
795#undef PGM_BTH_NAME_RC_STR
796#undef PGM_BTH_NAME_R0_STR
797#undef PGM_GST_TYPE
798#undef PGM_GST_NAME
799#undef PGM_GST_NAME_RC_STR
800#undef PGM_GST_NAME_R0_STR
801
802/* Guest - protected mode */
803#define PGM_GST_TYPE PGM_TYPE_PROT
804#define PGM_GST_NAME(name) PGM_GST_NAME_PROT(name)
805#define PGM_GST_NAME_RC_STR(name) PGM_GST_NAME_RC_PROT_STR(name)
806#define PGM_GST_NAME_R0_STR(name) PGM_GST_NAME_R0_PROT_STR(name)
807#define PGM_BTH_NAME(name) PGM_BTH_NAME_PAE_PROT(name)
808#define PGM_BTH_NAME_RC_STR(name) PGM_BTH_NAME_RC_PAE_PROT_STR(name)
809#define PGM_BTH_NAME_R0_STR(name) PGM_BTH_NAME_R0_PAE_PROT_STR(name)
810#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_PHYS
811#define BTH_PGMPOOLKIND_ROOT PGMPOOLKIND_PAE_PDPT_PHYS
812#include "PGMGstDefs.h"
813#include "PGMBth.h"
814#undef BTH_PGMPOOLKIND_PT_FOR_PT
815#undef BTH_PGMPOOLKIND_ROOT
816#undef PGM_BTH_NAME
817#undef PGM_BTH_NAME_RC_STR
818#undef PGM_BTH_NAME_R0_STR
819#undef PGM_GST_TYPE
820#undef PGM_GST_NAME
821#undef PGM_GST_NAME_RC_STR
822#undef PGM_GST_NAME_R0_STR
823
824/* Guest - 32-bit mode */
825#define PGM_GST_TYPE PGM_TYPE_32BIT
826#define PGM_GST_NAME(name) PGM_GST_NAME_32BIT(name)
827#define PGM_GST_NAME_RC_STR(name) PGM_GST_NAME_RC_32BIT_STR(name)
828#define PGM_GST_NAME_R0_STR(name) PGM_GST_NAME_R0_32BIT_STR(name)
829#define PGM_BTH_NAME(name) PGM_BTH_NAME_PAE_32BIT(name)
830#define PGM_BTH_NAME_RC_STR(name) PGM_BTH_NAME_RC_PAE_32BIT_STR(name)
831#define PGM_BTH_NAME_R0_STR(name) PGM_BTH_NAME_R0_PAE_32BIT_STR(name)
832#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_32BIT_PT
833#define BTH_PGMPOOLKIND_PT_FOR_BIG PGMPOOLKIND_PAE_PT_FOR_32BIT_4MB
834#define BTH_PGMPOOLKIND_ROOT PGMPOOLKIND_PAE_PDPT_FOR_32BIT
835#include "PGMGstDefs.h"
836#include "PGMBth.h"
837#undef BTH_PGMPOOLKIND_PT_FOR_BIG
838#undef BTH_PGMPOOLKIND_PT_FOR_PT
839#undef BTH_PGMPOOLKIND_ROOT
840#undef PGM_BTH_NAME
841#undef PGM_BTH_NAME_RC_STR
842#undef PGM_BTH_NAME_R0_STR
843#undef PGM_GST_TYPE
844#undef PGM_GST_NAME
845#undef PGM_GST_NAME_RC_STR
846#undef PGM_GST_NAME_R0_STR
847
848/* Guest - PAE mode */
849#define PGM_GST_TYPE PGM_TYPE_PAE
850#define PGM_GST_NAME(name) PGM_GST_NAME_PAE(name)
851#define PGM_GST_NAME_RC_STR(name) PGM_GST_NAME_RC_PAE_STR(name)
852#define PGM_GST_NAME_R0_STR(name) PGM_GST_NAME_R0_PAE_STR(name)
853#define PGM_BTH_NAME(name) PGM_BTH_NAME_PAE_PAE(name)
854#define PGM_BTH_NAME_RC_STR(name) PGM_BTH_NAME_RC_PAE_PAE_STR(name)
855#define PGM_BTH_NAME_R0_STR(name) PGM_BTH_NAME_R0_PAE_PAE_STR(name)
856#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_PAE_PT
857#define BTH_PGMPOOLKIND_PT_FOR_BIG PGMPOOLKIND_PAE_PT_FOR_PAE_2MB
858#define BTH_PGMPOOLKIND_ROOT PGMPOOLKIND_PAE_PDPT
859#include "PGMBth.h"
860#include "PGMGstDefs.h"
861#include "PGMGst.h"
862#undef BTH_PGMPOOLKIND_PT_FOR_BIG
863#undef BTH_PGMPOOLKIND_PT_FOR_PT
864#undef BTH_PGMPOOLKIND_ROOT
865#undef PGM_BTH_NAME
866#undef PGM_BTH_NAME_RC_STR
867#undef PGM_BTH_NAME_R0_STR
868#undef PGM_GST_TYPE
869#undef PGM_GST_NAME
870#undef PGM_GST_NAME_RC_STR
871#undef PGM_GST_NAME_R0_STR
872
873#undef PGM_SHW_TYPE
874#undef PGM_SHW_NAME
875#undef PGM_SHW_NAME_RC_STR
876#undef PGM_SHW_NAME_R0_STR
877
878
879/*
880 * Shadow - AMD64 mode
881 */
882#define PGM_SHW_TYPE PGM_TYPE_AMD64
883#define PGM_SHW_NAME(name) PGM_SHW_NAME_AMD64(name)
884#define PGM_SHW_NAME_RC_STR(name) PGM_SHW_NAME_RC_AMD64_STR(name)
885#define PGM_SHW_NAME_R0_STR(name) PGM_SHW_NAME_R0_AMD64_STR(name)
886#include "PGMShw.h"
887
888#ifdef VBOX_WITH_64_BITS_GUESTS
889/* Guest - AMD64 mode */
890# define PGM_GST_TYPE PGM_TYPE_AMD64
891# define PGM_GST_NAME(name) PGM_GST_NAME_AMD64(name)
892# define PGM_GST_NAME_RC_STR(name) PGM_GST_NAME_RC_AMD64_STR(name)
893# define PGM_GST_NAME_R0_STR(name) PGM_GST_NAME_R0_AMD64_STR(name)
894# define PGM_BTH_NAME(name) PGM_BTH_NAME_AMD64_AMD64(name)
895# define PGM_BTH_NAME_RC_STR(name) PGM_BTH_NAME_RC_AMD64_AMD64_STR(name)
896# define PGM_BTH_NAME_R0_STR(name) PGM_BTH_NAME_R0_AMD64_AMD64_STR(name)
897# define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_PAE_PT
898# define BTH_PGMPOOLKIND_PT_FOR_BIG PGMPOOLKIND_PAE_PT_FOR_PAE_2MB
899# define BTH_PGMPOOLKIND_ROOT PGMPOOLKIND_64BIT_PML4
900# include "PGMBth.h"
901# include "PGMGstDefs.h"
902# include "PGMGst.h"
903# undef BTH_PGMPOOLKIND_PT_FOR_BIG
904# undef BTH_PGMPOOLKIND_PT_FOR_PT
905# undef BTH_PGMPOOLKIND_ROOT
906# undef PGM_BTH_NAME
907# undef PGM_BTH_NAME_RC_STR
908# undef PGM_BTH_NAME_R0_STR
909# undef PGM_GST_TYPE
910# undef PGM_GST_NAME
911# undef PGM_GST_NAME_RC_STR
912# undef PGM_GST_NAME_R0_STR
913#endif /* VBOX_WITH_64_BITS_GUESTS */
914
915#undef PGM_SHW_TYPE
916#undef PGM_SHW_NAME
917#undef PGM_SHW_NAME_RC_STR
918#undef PGM_SHW_NAME_R0_STR
919
920
921/*
922 * Shadow - Nested paging mode
923 */
924#define PGM_SHW_TYPE PGM_TYPE_NESTED
925#define PGM_SHW_NAME(name) PGM_SHW_NAME_NESTED(name)
926#define PGM_SHW_NAME_RC_STR(name) PGM_SHW_NAME_RC_NESTED_STR(name)
927#define PGM_SHW_NAME_R0_STR(name) PGM_SHW_NAME_R0_NESTED_STR(name)
928#include "PGMShw.h"
929
930/* Guest - real mode */
931#define PGM_GST_TYPE PGM_TYPE_REAL
932#define PGM_GST_NAME(name) PGM_GST_NAME_REAL(name)
933#define PGM_GST_NAME_RC_STR(name) PGM_GST_NAME_RC_REAL_STR(name)
934#define PGM_GST_NAME_R0_STR(name) PGM_GST_NAME_R0_REAL_STR(name)
935#define PGM_BTH_NAME(name) PGM_BTH_NAME_NESTED_REAL(name)
936#define PGM_BTH_NAME_RC_STR(name) PGM_BTH_NAME_RC_NESTED_REAL_STR(name)
937#define PGM_BTH_NAME_R0_STR(name) PGM_BTH_NAME_R0_NESTED_REAL_STR(name)
938#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_PHYS
939#include "PGMGstDefs.h"
940#include "PGMBth.h"
941#undef BTH_PGMPOOLKIND_PT_FOR_PT
942#undef PGM_BTH_NAME
943#undef PGM_BTH_NAME_RC_STR
944#undef PGM_BTH_NAME_R0_STR
945#undef PGM_GST_TYPE
946#undef PGM_GST_NAME
947#undef PGM_GST_NAME_RC_STR
948#undef PGM_GST_NAME_R0_STR
949
950/* Guest - protected mode */
951#define PGM_GST_TYPE PGM_TYPE_PROT
952#define PGM_GST_NAME(name) PGM_GST_NAME_PROT(name)
953#define PGM_GST_NAME_RC_STR(name) PGM_GST_NAME_RC_PROT_STR(name)
954#define PGM_GST_NAME_R0_STR(name) PGM_GST_NAME_R0_PROT_STR(name)
955#define PGM_BTH_NAME(name) PGM_BTH_NAME_NESTED_PROT(name)
956#define PGM_BTH_NAME_RC_STR(name) PGM_BTH_NAME_RC_NESTED_PROT_STR(name)
957#define PGM_BTH_NAME_R0_STR(name) PGM_BTH_NAME_R0_NESTED_PROT_STR(name)
958#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_PHYS
959#include "PGMGstDefs.h"
960#include "PGMBth.h"
961#undef BTH_PGMPOOLKIND_PT_FOR_PT
962#undef PGM_BTH_NAME
963#undef PGM_BTH_NAME_RC_STR
964#undef PGM_BTH_NAME_R0_STR
965#undef PGM_GST_TYPE
966#undef PGM_GST_NAME
967#undef PGM_GST_NAME_RC_STR
968#undef PGM_GST_NAME_R0_STR
969
970/* Guest - 32-bit mode */
971#define PGM_GST_TYPE PGM_TYPE_32BIT
972#define PGM_GST_NAME(name) PGM_GST_NAME_32BIT(name)
973#define PGM_GST_NAME_RC_STR(name) PGM_GST_NAME_RC_32BIT_STR(name)
974#define PGM_GST_NAME_R0_STR(name) PGM_GST_NAME_R0_32BIT_STR(name)
975#define PGM_BTH_NAME(name) PGM_BTH_NAME_NESTED_32BIT(name)
976#define PGM_BTH_NAME_RC_STR(name) PGM_BTH_NAME_RC_NESTED_32BIT_STR(name)
977#define PGM_BTH_NAME_R0_STR(name) PGM_BTH_NAME_R0_NESTED_32BIT_STR(name)
978#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_32BIT_PT
979#define BTH_PGMPOOLKIND_PT_FOR_BIG PGMPOOLKIND_PAE_PT_FOR_32BIT_4MB
980#include "PGMGstDefs.h"
981#include "PGMBth.h"
982#undef BTH_PGMPOOLKIND_PT_FOR_BIG
983#undef BTH_PGMPOOLKIND_PT_FOR_PT
984#undef PGM_BTH_NAME
985#undef PGM_BTH_NAME_RC_STR
986#undef PGM_BTH_NAME_R0_STR
987#undef PGM_GST_TYPE
988#undef PGM_GST_NAME
989#undef PGM_GST_NAME_RC_STR
990#undef PGM_GST_NAME_R0_STR
991
992/* Guest - PAE mode */
993#define PGM_GST_TYPE PGM_TYPE_PAE
994#define PGM_GST_NAME(name) PGM_GST_NAME_PAE(name)
995#define PGM_GST_NAME_RC_STR(name) PGM_GST_NAME_RC_PAE_STR(name)
996#define PGM_GST_NAME_R0_STR(name) PGM_GST_NAME_R0_PAE_STR(name)
997#define PGM_BTH_NAME(name) PGM_BTH_NAME_NESTED_PAE(name)
998#define PGM_BTH_NAME_RC_STR(name) PGM_BTH_NAME_RC_NESTED_PAE_STR(name)
999#define PGM_BTH_NAME_R0_STR(name) PGM_BTH_NAME_R0_NESTED_PAE_STR(name)
1000#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_PAE_PT
1001#define BTH_PGMPOOLKIND_PT_FOR_BIG PGMPOOLKIND_PAE_PT_FOR_PAE_2MB
1002#include "PGMGstDefs.h"
1003#include "PGMBth.h"
1004#undef BTH_PGMPOOLKIND_PT_FOR_BIG
1005#undef BTH_PGMPOOLKIND_PT_FOR_PT
1006#undef PGM_BTH_NAME
1007#undef PGM_BTH_NAME_RC_STR
1008#undef PGM_BTH_NAME_R0_STR
1009#undef PGM_GST_TYPE
1010#undef PGM_GST_NAME
1011#undef PGM_GST_NAME_RC_STR
1012#undef PGM_GST_NAME_R0_STR
1013
1014#ifdef VBOX_WITH_64_BITS_GUESTS
1015/* Guest - AMD64 mode */
1016# define PGM_GST_TYPE PGM_TYPE_AMD64
1017# define PGM_GST_NAME(name) PGM_GST_NAME_AMD64(name)
1018# define PGM_GST_NAME_RC_STR(name) PGM_GST_NAME_RC_AMD64_STR(name)
1019# define PGM_GST_NAME_R0_STR(name) PGM_GST_NAME_R0_AMD64_STR(name)
1020# define PGM_BTH_NAME(name) PGM_BTH_NAME_NESTED_AMD64(name)
1021# define PGM_BTH_NAME_RC_STR(name) PGM_BTH_NAME_RC_NESTED_AMD64_STR(name)
1022# define PGM_BTH_NAME_R0_STR(name) PGM_BTH_NAME_R0_NESTED_AMD64_STR(name)
1023# define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_PAE_PT
1024# define BTH_PGMPOOLKIND_PT_FOR_BIG PGMPOOLKIND_PAE_PT_FOR_PAE_2MB
1025# include "PGMGstDefs.h"
1026# include "PGMBth.h"
1027# undef BTH_PGMPOOLKIND_PT_FOR_BIG
1028# undef BTH_PGMPOOLKIND_PT_FOR_PT
1029# undef PGM_BTH_NAME
1030# undef PGM_BTH_NAME_RC_STR
1031# undef PGM_BTH_NAME_R0_STR
1032# undef PGM_GST_TYPE
1033# undef PGM_GST_NAME
1034# undef PGM_GST_NAME_RC_STR
1035# undef PGM_GST_NAME_R0_STR
1036#endif /* VBOX_WITH_64_BITS_GUESTS */
1037
1038#undef PGM_SHW_TYPE
1039#undef PGM_SHW_NAME
1040#undef PGM_SHW_NAME_RC_STR
1041#undef PGM_SHW_NAME_R0_STR
1042
1043
1044/*
1045 * Shadow - EPT
1046 */
1047#define PGM_SHW_TYPE PGM_TYPE_EPT
1048#define PGM_SHW_NAME(name) PGM_SHW_NAME_EPT(name)
1049#define PGM_SHW_NAME_RC_STR(name) PGM_SHW_NAME_RC_EPT_STR(name)
1050#define PGM_SHW_NAME_R0_STR(name) PGM_SHW_NAME_R0_EPT_STR(name)
1051#include "PGMShw.h"
1052
1053/* Guest - real mode */
1054#define PGM_GST_TYPE PGM_TYPE_REAL
1055#define PGM_GST_NAME(name) PGM_GST_NAME_REAL(name)
1056#define PGM_GST_NAME_RC_STR(name) PGM_GST_NAME_RC_REAL_STR(name)
1057#define PGM_GST_NAME_R0_STR(name) PGM_GST_NAME_R0_REAL_STR(name)
1058#define PGM_BTH_NAME(name) PGM_BTH_NAME_EPT_REAL(name)
1059#define PGM_BTH_NAME_RC_STR(name) PGM_BTH_NAME_RC_EPT_REAL_STR(name)
1060#define PGM_BTH_NAME_R0_STR(name) PGM_BTH_NAME_R0_EPT_REAL_STR(name)
1061#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_PHYS
1062#include "PGMGstDefs.h"
1063#include "PGMBth.h"
1064#undef BTH_PGMPOOLKIND_PT_FOR_PT
1065#undef PGM_BTH_NAME
1066#undef PGM_BTH_NAME_RC_STR
1067#undef PGM_BTH_NAME_R0_STR
1068#undef PGM_GST_TYPE
1069#undef PGM_GST_NAME
1070#undef PGM_GST_NAME_RC_STR
1071#undef PGM_GST_NAME_R0_STR
1072
1073/* Guest - protected mode */
1074#define PGM_GST_TYPE PGM_TYPE_PROT
1075#define PGM_GST_NAME(name) PGM_GST_NAME_PROT(name)
1076#define PGM_GST_NAME_RC_STR(name) PGM_GST_NAME_RC_PROT_STR(name)
1077#define PGM_GST_NAME_R0_STR(name) PGM_GST_NAME_R0_PROT_STR(name)
1078#define PGM_BTH_NAME(name) PGM_BTH_NAME_EPT_PROT(name)
1079#define PGM_BTH_NAME_RC_STR(name) PGM_BTH_NAME_RC_EPT_PROT_STR(name)
1080#define PGM_BTH_NAME_R0_STR(name) PGM_BTH_NAME_R0_EPT_PROT_STR(name)
1081#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_PHYS
1082#include "PGMGstDefs.h"
1083#include "PGMBth.h"
1084#undef BTH_PGMPOOLKIND_PT_FOR_PT
1085#undef PGM_BTH_NAME
1086#undef PGM_BTH_NAME_RC_STR
1087#undef PGM_BTH_NAME_R0_STR
1088#undef PGM_GST_TYPE
1089#undef PGM_GST_NAME
1090#undef PGM_GST_NAME_RC_STR
1091#undef PGM_GST_NAME_R0_STR
1092
1093/* Guest - 32-bit mode */
1094#define PGM_GST_TYPE PGM_TYPE_32BIT
1095#define PGM_GST_NAME(name) PGM_GST_NAME_32BIT(name)
1096#define PGM_GST_NAME_RC_STR(name) PGM_GST_NAME_RC_32BIT_STR(name)
1097#define PGM_GST_NAME_R0_STR(name) PGM_GST_NAME_R0_32BIT_STR(name)
1098#define PGM_BTH_NAME(name) PGM_BTH_NAME_EPT_32BIT(name)
1099#define PGM_BTH_NAME_RC_STR(name) PGM_BTH_NAME_RC_EPT_32BIT_STR(name)
1100#define PGM_BTH_NAME_R0_STR(name) PGM_BTH_NAME_R0_EPT_32BIT_STR(name)
1101#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_32BIT_PT
1102#define BTH_PGMPOOLKIND_PT_FOR_BIG PGMPOOLKIND_PAE_PT_FOR_32BIT_4MB
1103#include "PGMGstDefs.h"
1104#include "PGMBth.h"
1105#undef BTH_PGMPOOLKIND_PT_FOR_BIG
1106#undef BTH_PGMPOOLKIND_PT_FOR_PT
1107#undef PGM_BTH_NAME
1108#undef PGM_BTH_NAME_RC_STR
1109#undef PGM_BTH_NAME_R0_STR
1110#undef PGM_GST_TYPE
1111#undef PGM_GST_NAME
1112#undef PGM_GST_NAME_RC_STR
1113#undef PGM_GST_NAME_R0_STR
1114
1115/* Guest - PAE mode */
1116#define PGM_GST_TYPE PGM_TYPE_PAE
1117#define PGM_GST_NAME(name) PGM_GST_NAME_PAE(name)
1118#define PGM_GST_NAME_RC_STR(name) PGM_GST_NAME_RC_PAE_STR(name)
1119#define PGM_GST_NAME_R0_STR(name) PGM_GST_NAME_R0_PAE_STR(name)
1120#define PGM_BTH_NAME(name) PGM_BTH_NAME_EPT_PAE(name)
1121#define PGM_BTH_NAME_RC_STR(name) PGM_BTH_NAME_RC_EPT_PAE_STR(name)
1122#define PGM_BTH_NAME_R0_STR(name) PGM_BTH_NAME_R0_EPT_PAE_STR(name)
1123#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_PAE_PT
1124#define BTH_PGMPOOLKIND_PT_FOR_BIG PGMPOOLKIND_PAE_PT_FOR_PAE_2MB
1125#include "PGMGstDefs.h"
1126#include "PGMBth.h"
1127#undef BTH_PGMPOOLKIND_PT_FOR_BIG
1128#undef BTH_PGMPOOLKIND_PT_FOR_PT
1129#undef PGM_BTH_NAME
1130#undef PGM_BTH_NAME_RC_STR
1131#undef PGM_BTH_NAME_R0_STR
1132#undef PGM_GST_TYPE
1133#undef PGM_GST_NAME
1134#undef PGM_GST_NAME_RC_STR
1135#undef PGM_GST_NAME_R0_STR
1136
1137#ifdef VBOX_WITH_64_BITS_GUESTS
1138/* Guest - AMD64 mode */
1139# define PGM_GST_TYPE PGM_TYPE_AMD64
1140# define PGM_GST_NAME(name) PGM_GST_NAME_AMD64(name)
1141# define PGM_GST_NAME_RC_STR(name) PGM_GST_NAME_RC_AMD64_STR(name)
1142# define PGM_GST_NAME_R0_STR(name) PGM_GST_NAME_R0_AMD64_STR(name)
1143# define PGM_BTH_NAME(name) PGM_BTH_NAME_EPT_AMD64(name)
1144# define PGM_BTH_NAME_RC_STR(name) PGM_BTH_NAME_RC_EPT_AMD64_STR(name)
1145# define PGM_BTH_NAME_R0_STR(name) PGM_BTH_NAME_R0_EPT_AMD64_STR(name)
1146# define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_PAE_PT
1147# define BTH_PGMPOOLKIND_PT_FOR_BIG PGMPOOLKIND_PAE_PT_FOR_PAE_2MB
1148# include "PGMGstDefs.h"
1149# include "PGMBth.h"
1150# undef BTH_PGMPOOLKIND_PT_FOR_BIG
1151# undef BTH_PGMPOOLKIND_PT_FOR_PT
1152# undef PGM_BTH_NAME
1153# undef PGM_BTH_NAME_RC_STR
1154# undef PGM_BTH_NAME_R0_STR
1155# undef PGM_GST_TYPE
1156# undef PGM_GST_NAME
1157# undef PGM_GST_NAME_RC_STR
1158# undef PGM_GST_NAME_R0_STR
1159#endif /* VBOX_WITH_64_BITS_GUESTS */
1160
1161#undef PGM_SHW_TYPE
1162#undef PGM_SHW_NAME
1163#undef PGM_SHW_NAME_RC_STR
1164#undef PGM_SHW_NAME_R0_STR
1165
1166
1167
1168/**
1169 * Initiates the paging of VM.
1170 *
1171 * @returns VBox status code.
1172 * @param pVM Pointer to VM structure.
1173 */
1174VMMR3DECL(int) PGMR3Init(PVM pVM)
1175{
1176 LogFlow(("PGMR3Init:\n"));
1177 PCFGMNODE pCfgPGM = CFGMR3GetChild(CFGMR3GetRoot(pVM), "/PGM");
1178 int rc;
1179
1180 /*
1181 * Assert alignment and sizes.
1182 */
1183 AssertCompile(sizeof(pVM->pgm.s) <= sizeof(pVM->pgm.padding));
1184 AssertCompile(sizeof(pVM->aCpus[0].pgm.s) <= sizeof(pVM->aCpus[0].pgm.padding));
1185 AssertCompileMemberAlignment(PGM, CritSect, sizeof(uintptr_t));
1186
1187 /*
1188 * Init the structure.
1189 */
1190#ifdef PGM_WITHOUT_MAPPINGS
1191 pVM->pgm.s.fMappingsDisabled = true;
1192#endif
1193 pVM->pgm.s.offVM = RT_OFFSETOF(VM, pgm.s);
1194 pVM->pgm.s.offVCpuPGM = RT_OFFSETOF(VMCPU, pgm.s);
1195
1196 /* Init the per-CPU part. */
1197 for (VMCPUID idCpu = 0; idCpu < pVM->cCpus; idCpu++)
1198 {
1199 PVMCPU pVCpu = &pVM->aCpus[idCpu];
1200 PPGMCPU pPGM = &pVCpu->pgm.s;
1201
1202 pPGM->offVM = (uintptr_t)&pVCpu->pgm.s - (uintptr_t)pVM;
1203 pPGM->offVCpu = RT_OFFSETOF(VMCPU, pgm.s);
1204 pPGM->offPGM = (uintptr_t)&pVCpu->pgm.s - (uintptr_t)&pVM->pgm.s;
1205
1206 pPGM->enmShadowMode = PGMMODE_INVALID;
1207 pPGM->enmGuestMode = PGMMODE_INVALID;
1208
1209 pPGM->GCPhysCR3 = NIL_RTGCPHYS;
1210
1211 pPGM->pGstPaePdptR3 = NULL;
1212#ifndef VBOX_WITH_2X_4GB_ADDR_SPACE
1213 pPGM->pGstPaePdptR0 = NIL_RTR0PTR;
1214#endif
1215 pPGM->pGstPaePdptRC = NIL_RTRCPTR;
1216 for (unsigned i = 0; i < RT_ELEMENTS(pVCpu->pgm.s.apGstPaePDsR3); i++)
1217 {
1218 pPGM->apGstPaePDsR3[i] = NULL;
1219#ifndef VBOX_WITH_2X_4GB_ADDR_SPACE
1220 pPGM->apGstPaePDsR0[i] = NIL_RTR0PTR;
1221#endif
1222 pPGM->apGstPaePDsRC[i] = NIL_RTRCPTR;
1223 pPGM->aGCPhysGstPaePDs[i] = NIL_RTGCPHYS;
1224 pPGM->aGCPhysGstPaePDsMonitored[i] = NIL_RTGCPHYS;
1225 }
1226
1227 pPGM->fA20Enabled = true;
1228 }
1229
1230 pVM->pgm.s.enmHostMode = SUPPAGINGMODE_INVALID;
1231 pVM->pgm.s.GCPhys4MBPSEMask = RT_BIT_64(32) - 1; /* default; checked later */
1232 pVM->pgm.s.GCPtrPrevRamRangeMapping = MM_HYPER_AREA_ADDRESS;
1233
1234 rc = CFGMR3QueryBoolDef(CFGMR3GetRoot(pVM), "RamPreAlloc", &pVM->pgm.s.fRamPreAlloc,
1235#ifdef VBOX_WITH_PREALLOC_RAM_BY_DEFAULT
1236 true
1237#else
1238 false
1239#endif
1240 );
1241 AssertLogRelRCReturn(rc, rc);
1242
1243#if HC_ARCH_BITS == 64 || 1 /** @todo 4GB/32-bit: remove || 1 later and adjust the limit. */
1244 rc = CFGMR3QueryU32Def(pCfgPGM, "MaxRing3Chunks", &pVM->pgm.s.ChunkR3Map.cMax, UINT32_MAX);
1245#else
1246 rc = CFGMR3QueryU32Def(pCfgPGM, "MaxRing3Chunks", &pVM->pgm.s.ChunkR3Map.cMax, _1G / GMM_CHUNK_SIZE);
1247#endif
1248 AssertLogRelRCReturn(rc, rc);
1249 for (uint32_t i = 0; i < RT_ELEMENTS(pVM->pgm.s.ChunkR3Map.Tlb.aEntries); i++)
1250 pVM->pgm.s.ChunkR3Map.Tlb.aEntries[i].idChunk = NIL_GMM_CHUNKID;
1251
1252 /*
1253 * Get the configured RAM size - to estimate saved state size.
1254 */
1255 uint64_t cbRam;
1256 rc = CFGMR3QueryU64(CFGMR3GetRoot(pVM), "RamSize", &cbRam);
1257 if (rc == VERR_CFGM_VALUE_NOT_FOUND)
1258 cbRam = 0;
1259 else if (RT_SUCCESS(rc))
1260 {
1261 if (cbRam < PAGE_SIZE)
1262 cbRam = 0;
1263 cbRam = RT_ALIGN_64(cbRam, PAGE_SIZE);
1264 }
1265 else
1266 {
1267 AssertMsgFailed(("Configuration error: Failed to query integer \"RamSize\", rc=%Rrc.\n", rc));
1268 return rc;
1269 }
1270
1271 /*
1272 * Register callbacks, string formatters and the saved state data unit.
1273 */
1274#ifdef VBOX_STRICT
1275 VMR3AtStateRegister(pVM, pgmR3ResetNoMorePhysWritesFlag, NULL);
1276#endif
1277 PGMRegisterStringFormatTypes();
1278
1279 rc = pgmR3InitSavedState(pVM, cbRam);
1280 if (RT_FAILURE(rc))
1281 return rc;
1282
1283 /*
1284 * Initialize the PGM critical section and flush the phys TLBs
1285 */
1286 rc = PDMR3CritSectInit(pVM, &pVM->pgm.s.CritSect, RT_SRC_POS, "PGM");
1287 AssertRCReturn(rc, rc);
1288
1289 PGMR3PhysChunkInvalidateTLB(pVM);
1290 PGMPhysInvalidatePageMapTLB(pVM);
1291
1292 /*
1293 * For the time being we sport a full set of handy pages in addition to the base
1294 * memory to simplify things.
1295 */
1296 rc = MMR3ReserveHandyPages(pVM, RT_ELEMENTS(pVM->pgm.s.aHandyPages)); /** @todo this should be changed to PGM_HANDY_PAGES_MIN but this needs proper testing... */
1297 AssertRCReturn(rc, rc);
1298
1299 /*
1300 * Trees
1301 */
1302 rc = MMHyperAlloc(pVM, sizeof(PGMTREES), 0, MM_TAG_PGM, (void **)&pVM->pgm.s.pTreesR3);
1303 if (RT_SUCCESS(rc))
1304 {
1305 pVM->pgm.s.pTreesR0 = MMHyperR3ToR0(pVM, pVM->pgm.s.pTreesR3);
1306 pVM->pgm.s.pTreesRC = MMHyperR3ToRC(pVM, pVM->pgm.s.pTreesR3);
1307
1308 /*
1309 * Alocate the zero page.
1310 */
1311 rc = MMHyperAlloc(pVM, PAGE_SIZE, PAGE_SIZE, MM_TAG_PGM, &pVM->pgm.s.pvZeroPgR3);
1312 }
1313 if (RT_SUCCESS(rc))
1314 {
1315 pVM->pgm.s.pvZeroPgRC = MMHyperR3ToRC(pVM, pVM->pgm.s.pvZeroPgR3);
1316 pVM->pgm.s.pvZeroPgR0 = MMHyperR3ToR0(pVM, pVM->pgm.s.pvZeroPgR3);
1317 pVM->pgm.s.HCPhysZeroPg = MMR3HyperHCVirt2HCPhys(pVM, pVM->pgm.s.pvZeroPgR3);
1318 AssertRelease(pVM->pgm.s.HCPhysZeroPg != NIL_RTHCPHYS);
1319
1320 /*
1321 * Init the paging.
1322 */
1323 rc = pgmR3InitPaging(pVM);
1324 }
1325 if (RT_SUCCESS(rc))
1326 {
1327 /*
1328 * Init the page pool.
1329 */
1330 rc = pgmR3PoolInit(pVM);
1331 }
1332 if (RT_SUCCESS(rc))
1333 {
1334 for (VMCPUID i = 0; i < pVM->cCpus; i++)
1335 {
1336 PVMCPU pVCpu = &pVM->aCpus[i];
1337 rc = PGMR3ChangeMode(pVM, pVCpu, PGMMODE_REAL);
1338 if (RT_FAILURE(rc))
1339 break;
1340 }
1341 }
1342
1343 if (RT_SUCCESS(rc))
1344 {
1345 /*
1346 * Info & statistics
1347 */
1348 DBGFR3InfoRegisterInternal(pVM, "mode",
1349 "Shows the current paging mode. "
1350 "Recognizes 'all', 'guest', 'shadow' and 'host' as arguments, defaulting to 'all' if nothing's given.",
1351 pgmR3InfoMode);
1352 DBGFR3InfoRegisterInternal(pVM, "pgmcr3",
1353 "Dumps all the entries in the top level paging table. No arguments.",
1354 pgmR3InfoCr3);
1355 DBGFR3InfoRegisterInternal(pVM, "phys",
1356 "Dumps all the physical address ranges. No arguments.",
1357 pgmR3PhysInfo);
1358 DBGFR3InfoRegisterInternal(pVM, "handlers",
1359 "Dumps physical, virtual and hyper virtual handlers. "
1360 "Pass 'phys', 'virt', 'hyper' as argument if only one kind is wanted."
1361 "Add 'nost' if the statistics are unwanted, use together with 'all' or explicit selection.",
1362 pgmR3InfoHandlers);
1363 DBGFR3InfoRegisterInternal(pVM, "mappings",
1364 "Dumps guest mappings.",
1365 pgmR3MapInfo);
1366
1367 pgmR3InitStats(pVM);
1368
1369#ifdef VBOX_WITH_DEBUGGER
1370 /*
1371 * Debugger commands.
1372 */
1373 static bool s_fRegisteredCmds = false;
1374 if (!s_fRegisteredCmds)
1375 {
1376 int rc2 = DBGCRegisterCommands(&g_aCmds[0], RT_ELEMENTS(g_aCmds));
1377 if (RT_SUCCESS(rc2))
1378 s_fRegisteredCmds = true;
1379 }
1380#endif
1381 return VINF_SUCCESS;
1382 }
1383
1384 /* Almost no cleanup necessary, MM frees all memory. */
1385 PDMR3CritSectDelete(&pVM->pgm.s.CritSect);
1386
1387 return rc;
1388}
1389
1390
1391/**
1392 * Initializes the per-VCPU PGM.
1393 *
1394 * @returns VBox status code.
1395 * @param pVM The VM to operate on.
1396 */
1397VMMR3DECL(int) PGMR3InitCPU(PVM pVM)
1398{
1399 LogFlow(("PGMR3InitCPU\n"));
1400 return VINF_SUCCESS;
1401}
1402
1403
1404/**
1405 * Init paging.
1406 *
1407 * Since we need to check what mode the host is operating in before we can choose
1408 * the right paging functions for the host we have to delay this until R0 has
1409 * been initialized.
1410 *
1411 * @returns VBox status code.
1412 * @param pVM VM handle.
1413 */
1414static int pgmR3InitPaging(PVM pVM)
1415{
1416 /*
1417 * Force a recalculation of modes and switcher so everyone gets notified.
1418 */
1419 for (VMCPUID i = 0; i < pVM->cCpus; i++)
1420 {
1421 PVMCPU pVCpu = &pVM->aCpus[i];
1422
1423 pVCpu->pgm.s.enmShadowMode = PGMMODE_INVALID;
1424 pVCpu->pgm.s.enmGuestMode = PGMMODE_INVALID;
1425 }
1426
1427 pVM->pgm.s.enmHostMode = SUPPAGINGMODE_INVALID;
1428
1429 /*
1430 * Allocate static mapping space for whatever the cr3 register
1431 * points to and in the case of PAE mode to the 4 PDs.
1432 */
1433 int rc = MMR3HyperReserve(pVM, PAGE_SIZE * 5, "CR3 mapping", &pVM->pgm.s.GCPtrCR3Mapping);
1434 if (RT_FAILURE(rc))
1435 {
1436 AssertMsgFailed(("Failed to reserve two pages for cr mapping in HMA, rc=%Rrc\n", rc));
1437 return rc;
1438 }
1439 MMR3HyperReserve(pVM, PAGE_SIZE, "fence", NULL);
1440
1441 /*
1442 * Allocate pages for the three possible intermediate contexts
1443 * (AMD64, PAE and plain 32-Bit). We maintain all three contexts
1444 * for the sake of simplicity. The AMD64 uses the PAE for the
1445 * lower levels, making the total number of pages 11 (3 + 7 + 1).
1446 *
1447 * We assume that two page tables will be enought for the core code
1448 * mappings (HC virtual and identity).
1449 */
1450 pVM->pgm.s.pInterPD = (PX86PD)MMR3PageAllocLow(pVM); AssertReturn(pVM->pgm.s.pInterPD, VERR_NO_PAGE_MEMORY);
1451 pVM->pgm.s.apInterPTs[0] = (PX86PT)MMR3PageAllocLow(pVM); AssertReturn(pVM->pgm.s.apInterPTs[0], VERR_NO_PAGE_MEMORY);
1452 pVM->pgm.s.apInterPTs[1] = (PX86PT)MMR3PageAllocLow(pVM); AssertReturn(pVM->pgm.s.apInterPTs[1], VERR_NO_PAGE_MEMORY);
1453 pVM->pgm.s.apInterPaePTs[0] = (PX86PTPAE)MMR3PageAlloc(pVM); AssertReturn(pVM->pgm.s.apInterPaePTs[0], VERR_NO_PAGE_MEMORY);
1454 pVM->pgm.s.apInterPaePTs[1] = (PX86PTPAE)MMR3PageAlloc(pVM); AssertReturn(pVM->pgm.s.apInterPaePTs[1], VERR_NO_PAGE_MEMORY);
1455 pVM->pgm.s.apInterPaePDs[0] = (PX86PDPAE)MMR3PageAlloc(pVM); AssertReturn(pVM->pgm.s.apInterPaePDs[0], VERR_NO_PAGE_MEMORY);
1456 pVM->pgm.s.apInterPaePDs[1] = (PX86PDPAE)MMR3PageAlloc(pVM); AssertReturn(pVM->pgm.s.apInterPaePDs[1], VERR_NO_PAGE_MEMORY);
1457 pVM->pgm.s.apInterPaePDs[2] = (PX86PDPAE)MMR3PageAlloc(pVM); AssertReturn(pVM->pgm.s.apInterPaePDs[2], VERR_NO_PAGE_MEMORY);
1458 pVM->pgm.s.apInterPaePDs[3] = (PX86PDPAE)MMR3PageAlloc(pVM); AssertReturn(pVM->pgm.s.apInterPaePDs[3], VERR_NO_PAGE_MEMORY);
1459 pVM->pgm.s.pInterPaePDPT = (PX86PDPT)MMR3PageAllocLow(pVM); AssertReturn(pVM->pgm.s.pInterPaePDPT, VERR_NO_PAGE_MEMORY);
1460 pVM->pgm.s.pInterPaePDPT64 = (PX86PDPT)MMR3PageAllocLow(pVM); AssertReturn(pVM->pgm.s.pInterPaePDPT64, VERR_NO_PAGE_MEMORY);
1461 pVM->pgm.s.pInterPaePML4 = (PX86PML4)MMR3PageAllocLow(pVM); AssertReturn(pVM->pgm.s.pInterPaePML4, VERR_NO_PAGE_MEMORY);
1462
1463 pVM->pgm.s.HCPhysInterPD = MMPage2Phys(pVM, pVM->pgm.s.pInterPD);
1464 AssertRelease(pVM->pgm.s.HCPhysInterPD != NIL_RTHCPHYS && !(pVM->pgm.s.HCPhysInterPD & PAGE_OFFSET_MASK));
1465 pVM->pgm.s.HCPhysInterPaePDPT = MMPage2Phys(pVM, pVM->pgm.s.pInterPaePDPT);
1466 AssertRelease(pVM->pgm.s.HCPhysInterPaePDPT != NIL_RTHCPHYS && !(pVM->pgm.s.HCPhysInterPaePDPT & PAGE_OFFSET_MASK));
1467 pVM->pgm.s.HCPhysInterPaePML4 = MMPage2Phys(pVM, pVM->pgm.s.pInterPaePML4);
1468 AssertRelease(pVM->pgm.s.HCPhysInterPaePML4 != NIL_RTHCPHYS && !(pVM->pgm.s.HCPhysInterPaePML4 & PAGE_OFFSET_MASK) && pVM->pgm.s.HCPhysInterPaePML4 < 0xffffffff);
1469
1470 /*
1471 * Initialize the pages, setting up the PML4 and PDPT for repetitive 4GB action.
1472 */
1473 ASMMemZeroPage(pVM->pgm.s.pInterPD);
1474 ASMMemZeroPage(pVM->pgm.s.apInterPTs[0]);
1475 ASMMemZeroPage(pVM->pgm.s.apInterPTs[1]);
1476
1477 ASMMemZeroPage(pVM->pgm.s.apInterPaePTs[0]);
1478 ASMMemZeroPage(pVM->pgm.s.apInterPaePTs[1]);
1479
1480 ASMMemZeroPage(pVM->pgm.s.pInterPaePDPT);
1481 for (unsigned i = 0; i < RT_ELEMENTS(pVM->pgm.s.apInterPaePDs); i++)
1482 {
1483 ASMMemZeroPage(pVM->pgm.s.apInterPaePDs[i]);
1484 pVM->pgm.s.pInterPaePDPT->a[i].u = X86_PDPE_P | PGM_PLXFLAGS_PERMANENT
1485 | MMPage2Phys(pVM, pVM->pgm.s.apInterPaePDs[i]);
1486 }
1487
1488 for (unsigned i = 0; i < RT_ELEMENTS(pVM->pgm.s.pInterPaePDPT64->a); i++)
1489 {
1490 const unsigned iPD = i % RT_ELEMENTS(pVM->pgm.s.apInterPaePDs);
1491 pVM->pgm.s.pInterPaePDPT64->a[i].u = X86_PDPE_P | X86_PDPE_RW | X86_PDPE_US | X86_PDPE_A | PGM_PLXFLAGS_PERMANENT
1492 | MMPage2Phys(pVM, pVM->pgm.s.apInterPaePDs[iPD]);
1493 }
1494
1495 RTHCPHYS HCPhysInterPaePDPT64 = MMPage2Phys(pVM, pVM->pgm.s.pInterPaePDPT64);
1496 for (unsigned i = 0; i < RT_ELEMENTS(pVM->pgm.s.pInterPaePML4->a); i++)
1497 pVM->pgm.s.pInterPaePML4->a[i].u = X86_PML4E_P | X86_PML4E_RW | X86_PML4E_US | X86_PML4E_A | PGM_PLXFLAGS_PERMANENT
1498 | HCPhysInterPaePDPT64;
1499
1500 /*
1501 * Initialize paging workers and mode from current host mode
1502 * and the guest running in real mode.
1503 */
1504 pVM->pgm.s.enmHostMode = SUPR3GetPagingMode();
1505 switch (pVM->pgm.s.enmHostMode)
1506 {
1507 case SUPPAGINGMODE_32_BIT:
1508 case SUPPAGINGMODE_32_BIT_GLOBAL:
1509 case SUPPAGINGMODE_PAE:
1510 case SUPPAGINGMODE_PAE_GLOBAL:
1511 case SUPPAGINGMODE_PAE_NX:
1512 case SUPPAGINGMODE_PAE_GLOBAL_NX:
1513 break;
1514
1515 case SUPPAGINGMODE_AMD64:
1516 case SUPPAGINGMODE_AMD64_GLOBAL:
1517 case SUPPAGINGMODE_AMD64_NX:
1518 case SUPPAGINGMODE_AMD64_GLOBAL_NX:
1519#ifndef VBOX_WITH_HYBRID_32BIT_KERNEL
1520 if (ARCH_BITS != 64)
1521 {
1522 AssertMsgFailed(("Host mode %d (64-bit) is not supported by non-64bit builds\n", pVM->pgm.s.enmHostMode));
1523 LogRel(("Host mode %d (64-bit) is not supported by non-64bit builds\n", pVM->pgm.s.enmHostMode));
1524 return VERR_PGM_UNSUPPORTED_HOST_PAGING_MODE;
1525 }
1526#endif
1527 break;
1528 default:
1529 AssertMsgFailed(("Host mode %d is not supported\n", pVM->pgm.s.enmHostMode));
1530 return VERR_PGM_UNSUPPORTED_HOST_PAGING_MODE;
1531 }
1532 rc = pgmR3ModeDataInit(pVM, false /* don't resolve GC and R0 syms yet */);
1533 if (RT_SUCCESS(rc))
1534 {
1535 LogFlow(("pgmR3InitPaging: returns successfully\n"));
1536#if HC_ARCH_BITS == 64
1537 LogRel(("Debug: HCPhysInterPD=%RHp HCPhysInterPaePDPT=%RHp HCPhysInterPaePML4=%RHp\n",
1538 pVM->pgm.s.HCPhysInterPD, pVM->pgm.s.HCPhysInterPaePDPT, pVM->pgm.s.HCPhysInterPaePML4));
1539 LogRel(("Debug: apInterPTs={%RHp,%RHp} apInterPaePTs={%RHp,%RHp} apInterPaePDs={%RHp,%RHp,%RHp,%RHp} pInterPaePDPT64=%RHp\n",
1540 MMPage2Phys(pVM, pVM->pgm.s.apInterPTs[0]), MMPage2Phys(pVM, pVM->pgm.s.apInterPTs[1]),
1541 MMPage2Phys(pVM, pVM->pgm.s.apInterPaePTs[0]), MMPage2Phys(pVM, pVM->pgm.s.apInterPaePTs[1]),
1542 MMPage2Phys(pVM, pVM->pgm.s.apInterPaePDs[0]), MMPage2Phys(pVM, pVM->pgm.s.apInterPaePDs[1]), MMPage2Phys(pVM, pVM->pgm.s.apInterPaePDs[2]), MMPage2Phys(pVM, pVM->pgm.s.apInterPaePDs[3]),
1543 MMPage2Phys(pVM, pVM->pgm.s.pInterPaePDPT64)));
1544#endif
1545
1546 return VINF_SUCCESS;
1547 }
1548
1549 LogFlow(("pgmR3InitPaging: returns %Rrc\n", rc));
1550 return rc;
1551}
1552
1553
1554/**
1555 * Init statistics
1556 */
1557static void pgmR3InitStats(PVM pVM)
1558{
1559 PPGM pPGM = &pVM->pgm.s;
1560 int rc;
1561
1562 /* Common - misc variables */
1563 STAM_REL_REG(pVM, &pPGM->cAllPages, STAMTYPE_U32, "/PGM/Page/cAllPages", STAMUNIT_COUNT, "The total number of pages.");
1564 STAM_REL_REG(pVM, &pPGM->cPrivatePages, STAMTYPE_U32, "/PGM/Page/cPrivatePages", STAMUNIT_COUNT, "The number of private pages.");
1565 STAM_REL_REG(pVM, &pPGM->cSharedPages, STAMTYPE_U32, "/PGM/Page/cSharedPages", STAMUNIT_COUNT, "The number of shared pages.");
1566 STAM_REL_REG(pVM, &pPGM->cZeroPages, STAMTYPE_U32, "/PGM/Page/cZeroPages", STAMUNIT_COUNT, "The number of zero backed pages.");
1567 STAM_REL_REG(pVM, &pPGM->cPureMmioPages, STAMTYPE_U32, "/PGM/Page/cPureMmioPages", STAMUNIT_COUNT, "The number of pure MMIO pages.");
1568 STAM_REL_REG(pVM, &pPGM->cMonitoredPages, STAMTYPE_U32, "/PGM/Page/cMonitoredPages", STAMUNIT_COUNT, "The number of write monitored pages.");
1569 STAM_REL_REG(pVM, &pPGM->cWrittenToPages, STAMTYPE_U32, "/PGM/Page/cWrittenToPages", STAMUNIT_COUNT, "The number of previously write monitored pages that have been written to.");
1570 STAM_REL_REG(pVM, &pPGM->cWriteLockedPages, STAMTYPE_U32, "/PGM/Page/cWriteLockedPages", STAMUNIT_COUNT, "The number of write(/read) locked pages.");
1571 STAM_REL_REG(pVM, &pPGM->cReadLockedPages, STAMTYPE_U32, "/PGM/Page/cReadLockedPages", STAMUNIT_COUNT, "The number of read (only) locked pages.");
1572 STAM_REL_REG(pVM, &pPGM->cBalloonedPages, STAMTYPE_U32, "/PGM/Page/cBalloonedPages", STAMUNIT_COUNT, "The number of ballooned pages.");
1573 STAM_REL_REG(pVM, &pPGM->cHandyPages, STAMTYPE_U32, "/PGM/Page/cHandyPages", STAMUNIT_COUNT, "The number of handy pages (not included in cAllPages).");
1574 STAM_REL_REG(pVM, &pPGM->cRelocations, STAMTYPE_COUNTER, "/PGM/cRelocations", STAMUNIT_OCCURENCES,"Number of hypervisor relocations.");
1575 STAM_REL_REG(pVM, &pPGM->ChunkR3Map.c, STAMTYPE_U32, "/PGM/ChunkR3Map/c", STAMUNIT_COUNT, "Number of mapped chunks.");
1576 STAM_REL_REG(pVM, &pPGM->ChunkR3Map.cMax, STAMTYPE_U32, "/PGM/ChunkR3Map/cMax", STAMUNIT_COUNT, "Maximum number of mapped chunks.");
1577
1578 STAM_REL_REG(pVM, &pPGM->StatLargePageAlloc, STAMTYPE_COUNTER, "/PGM/LargePage/Alloc", STAMUNIT_OCCURENCES, "The number of large pages we've used.");
1579 STAM_REL_REG(pVM, &pPGM->StatLargePageReused, STAMTYPE_COUNTER, "/PGM/LargePage/Reused", STAMUNIT_OCCURENCES, "The number of times we've reused a large page.");
1580 STAM_REL_REG(pVM, &pPGM->StatLargePageRefused, STAMTYPE_COUNTER, "/PGM/LargePage/Refused", STAMUNIT_OCCURENCES, "The number of times we couldn't use a large page.");
1581 STAM_REL_REG(pVM, &pPGM->StatLargePageRecheck, STAMTYPE_COUNTER, "/PGM/LargePage/Recheck", STAMUNIT_OCCURENCES, "The number of times we've rechecked a disabled large page.");
1582
1583 /* Live save */
1584 STAM_REL_REG_USED(pVM, &pPGM->LiveSave.fActive, STAMTYPE_U8, "/PGM/LiveSave/fActive", STAMUNIT_COUNT, "Active or not.");
1585 STAM_REL_REG_USED(pVM, &pPGM->LiveSave.cIgnoredPages, STAMTYPE_U32, "/PGM/LiveSave/cIgnoredPages", STAMUNIT_COUNT, "The number of ignored pages in the RAM ranges (i.e. MMIO, MMIO2 and ROM).");
1586 STAM_REL_REG_USED(pVM, &pPGM->LiveSave.cDirtyPagesLong, STAMTYPE_U32, "/PGM/LiveSave/cDirtyPagesLong", STAMUNIT_COUNT, "Longer term dirty page average.");
1587 STAM_REL_REG_USED(pVM, &pPGM->LiveSave.cDirtyPagesShort, STAMTYPE_U32, "/PGM/LiveSave/cDirtyPagesShort", STAMUNIT_COUNT, "Short term dirty page average.");
1588 STAM_REL_REG_USED(pVM, &pPGM->LiveSave.cPagesPerSecond, STAMTYPE_U32, "/PGM/LiveSave/cPagesPerSecond", STAMUNIT_COUNT, "Pages per second.");
1589 STAM_REL_REG_USED(pVM, &pPGM->LiveSave.cSavedPages, STAMTYPE_U64, "/PGM/LiveSave/cSavedPages", STAMUNIT_COUNT, "The total number of saved pages.");
1590 STAM_REL_REG_USED(pVM, &pPGM->LiveSave.Ram.cReadyPages, STAMTYPE_U32, "/PGM/LiveSave/Ram/cReadPages", STAMUNIT_COUNT, "RAM: Ready pages.");
1591 STAM_REL_REG_USED(pVM, &pPGM->LiveSave.Ram.cDirtyPages, STAMTYPE_U32, "/PGM/LiveSave/Ram/cDirtyPages", STAMUNIT_COUNT, "RAM: Dirty pages.");
1592 STAM_REL_REG_USED(pVM, &pPGM->LiveSave.Ram.cZeroPages, STAMTYPE_U32, "/PGM/LiveSave/Ram/cZeroPages", STAMUNIT_COUNT, "RAM: Ready zero pages.");
1593 STAM_REL_REG_USED(pVM, &pPGM->LiveSave.Ram.cMonitoredPages, STAMTYPE_U32, "/PGM/LiveSave/Ram/cMonitoredPages", STAMUNIT_COUNT, "RAM: Write monitored pages.");
1594 STAM_REL_REG_USED(pVM, &pPGM->LiveSave.Rom.cReadyPages, STAMTYPE_U32, "/PGM/LiveSave/Rom/cReadPages", STAMUNIT_COUNT, "ROM: Ready pages.");
1595 STAM_REL_REG_USED(pVM, &pPGM->LiveSave.Rom.cDirtyPages, STAMTYPE_U32, "/PGM/LiveSave/Rom/cDirtyPages", STAMUNIT_COUNT, "ROM: Dirty pages.");
1596 STAM_REL_REG_USED(pVM, &pPGM->LiveSave.Rom.cZeroPages, STAMTYPE_U32, "/PGM/LiveSave/Rom/cZeroPages", STAMUNIT_COUNT, "ROM: Ready zero pages.");
1597 STAM_REL_REG_USED(pVM, &pPGM->LiveSave.Rom.cMonitoredPages, STAMTYPE_U32, "/PGM/LiveSave/Rom/cMonitoredPages", STAMUNIT_COUNT, "ROM: Write monitored pages.");
1598 STAM_REL_REG_USED(pVM, &pPGM->LiveSave.Mmio2.cReadyPages, STAMTYPE_U32, "/PGM/LiveSave/Mmio2/cReadPages", STAMUNIT_COUNT, "MMIO2: Ready pages.");
1599 STAM_REL_REG_USED(pVM, &pPGM->LiveSave.Mmio2.cDirtyPages, STAMTYPE_U32, "/PGM/LiveSave/Mmio2/cDirtyPages", STAMUNIT_COUNT, "MMIO2: Dirty pages.");
1600 STAM_REL_REG_USED(pVM, &pPGM->LiveSave.Mmio2.cZeroPages, STAMTYPE_U32, "/PGM/LiveSave/Mmio2/cZeroPages", STAMUNIT_COUNT, "MMIO2: Ready zero pages.");
1601 STAM_REL_REG_USED(pVM, &pPGM->LiveSave.Mmio2.cMonitoredPages,STAMTYPE_U32, "/PGM/LiveSave/Mmio2/cMonitoredPages",STAMUNIT_COUNT, "MMIO2: Write monitored pages.");
1602
1603#ifdef VBOX_WITH_STATISTICS
1604
1605# define PGM_REG_COUNTER(a, b, c) \
1606 rc = STAMR3RegisterF(pVM, a, STAMTYPE_COUNTER, STAMVISIBILITY_ALWAYS, STAMUNIT_OCCURENCES, c, b); \
1607 AssertRC(rc);
1608
1609# define PGM_REG_COUNTER_BYTES(a, b, c) \
1610 rc = STAMR3RegisterF(pVM, a, STAMTYPE_COUNTER, STAMVISIBILITY_ALWAYS, STAMUNIT_BYTES, c, b); \
1611 AssertRC(rc);
1612
1613# define PGM_REG_PROFILE(a, b, c) \
1614 rc = STAMR3RegisterF(pVM, a, STAMTYPE_PROFILE, STAMVISIBILITY_ALWAYS, STAMUNIT_TICKS_PER_CALL, c, b); \
1615 AssertRC(rc);
1616
1617 PGM_REG_PROFILE(&pPGM->StatAllocLargePage, "/PGM/LargePage/Prof/Alloc", "Time spent by the host OS for large page allocation.");
1618 PGM_REG_PROFILE(&pPGM->StatClearLargePage, "/PGM/LargePage/Prof/Clear", "Time spent clearing the newly allocated large pages.");
1619 PGM_REG_PROFILE(&pPGM->StatR3IsValidLargePage, "/PGM/LargePage/Prof/R3/IsValid", "pgmPhysIsValidLargePage profiling - R3.");
1620 PGM_REG_PROFILE(&pPGM->StatRZIsValidLargePage, "/PGM/LargePage/Prof/RZ/IsValid", "pgmPhysIsValidLargePage profiling - RZ.");
1621
1622 PGM_REG_COUNTER(&pPGM->StatR3DetectedConflicts, "/PGM/R3/DetectedConflicts", "The number of times PGMR3CheckMappingConflicts() detected a conflict.");
1623 PGM_REG_PROFILE(&pPGM->StatR3ResolveConflict, "/PGM/R3/ResolveConflict", "pgmR3SyncPTResolveConflict() profiling (includes the entire relocation).");
1624 PGM_REG_COUNTER(&pPGM->StatR3PhysRead, "/PGM/R3/Phys/Read", "The number of times PGMPhysRead was called.");
1625 PGM_REG_COUNTER_BYTES(&pPGM->StatR3PhysReadBytes, "/PGM/R3/Phys/Read/Bytes", "The number of bytes read by PGMPhysRead.");
1626 PGM_REG_COUNTER(&pPGM->StatR3PhysWrite, "/PGM/R3/Phys/Write", "The number of times PGMPhysWrite was called.");
1627 PGM_REG_COUNTER_BYTES(&pPGM->StatR3PhysWriteBytes, "/PGM/R3/Phys/Write/Bytes", "The number of bytes written by PGMPhysWrite.");
1628 PGM_REG_COUNTER(&pPGM->StatR3PhysSimpleRead, "/PGM/R3/Phys/Simple/Read", "The number of times PGMPhysSimpleReadGCPtr was called.");
1629 PGM_REG_COUNTER_BYTES(&pPGM->StatR3PhysSimpleReadBytes, "/PGM/R3/Phys/Simple/Read/Bytes", "The number of bytes read by PGMPhysSimpleReadGCPtr.");
1630 PGM_REG_COUNTER(&pPGM->StatR3PhysSimpleWrite, "/PGM/R3/Phys/Simple/Write", "The number of times PGMPhysSimpleWriteGCPtr was called.");
1631 PGM_REG_COUNTER_BYTES(&pPGM->StatR3PhysSimpleWriteBytes, "/PGM/R3/Phys/Simple/Write/Bytes", "The number of bytes written by PGMPhysSimpleWriteGCPtr.");
1632
1633 PGM_REG_COUNTER(&pPGM->StatRZChunkR3MapTlbHits, "/PGM/ChunkR3Map/TlbHitsRZ", "TLB hits.");
1634 PGM_REG_COUNTER(&pPGM->StatRZChunkR3MapTlbMisses, "/PGM/ChunkR3Map/TlbMissesRZ", "TLB misses.");
1635 PGM_REG_COUNTER(&pPGM->StatRZPageMapTlbHits, "/PGM/RZ/Page/MapTlbHits", "TLB hits.");
1636 PGM_REG_COUNTER(&pPGM->StatRZPageMapTlbMisses, "/PGM/RZ/Page/MapTlbMisses", "TLB misses.");
1637 PGM_REG_COUNTER(&pPGM->StatR3ChunkR3MapTlbHits, "/PGM/ChunkR3Map/TlbHitsR3", "TLB hits.");
1638 PGM_REG_COUNTER(&pPGM->StatR3ChunkR3MapTlbMisses, "/PGM/ChunkR3Map/TlbMissesR3", "TLB misses.");
1639 PGM_REG_COUNTER(&pPGM->StatR3PageMapTlbHits, "/PGM/R3/Page/MapTlbHits", "TLB hits.");
1640 PGM_REG_COUNTER(&pPGM->StatR3PageMapTlbMisses, "/PGM/R3/Page/MapTlbMisses", "TLB misses.");
1641 PGM_REG_COUNTER(&pPGM->StatPageMapTlbFlushes, "/PGM/R3/Page/MapTlbFlushes", "TLB flushes (all contexts).");
1642 PGM_REG_COUNTER(&pPGM->StatPageMapTlbFlushEntry, "/PGM/R3/Page/MapTlbFlushEntry", "TLB entry flushes (all contexts).");
1643
1644 PGM_REG_PROFILE(&pPGM->StatRZSyncCR3HandlerVirtualUpdate, "/PGM/RZ/SyncCR3/Handlers/VirtualUpdate", "Profiling of the virtual handler updates.");
1645 PGM_REG_PROFILE(&pPGM->StatRZSyncCR3HandlerVirtualReset, "/PGM/RZ/SyncCR3/Handlers/VirtualReset", "Profiling of the virtual handler resets.");
1646 PGM_REG_PROFILE(&pPGM->StatR3SyncCR3HandlerVirtualUpdate, "/PGM/R3/SyncCR3/Handlers/VirtualUpdate", "Profiling of the virtual handler updates.");
1647 PGM_REG_PROFILE(&pPGM->StatR3SyncCR3HandlerVirtualReset, "/PGM/R3/SyncCR3/Handlers/VirtualReset", "Profiling of the virtual handler resets.");
1648
1649 PGM_REG_COUNTER(&pPGM->StatRZPhysHandlerReset, "/PGM/RZ/PhysHandlerReset", "The number of times PGMHandlerPhysicalReset is called.");
1650 PGM_REG_COUNTER(&pPGM->StatR3PhysHandlerReset, "/PGM/R3/PhysHandlerReset", "The number of times PGMHandlerPhysicalReset is called.");
1651 PGM_REG_PROFILE(&pPGM->StatRZVirtHandlerSearchByPhys, "/PGM/RZ/VirtHandlerSearchByPhys", "Profiling of pgmHandlerVirtualFindByPhysAddr.");
1652 PGM_REG_PROFILE(&pPGM->StatR3VirtHandlerSearchByPhys, "/PGM/R3/VirtHandlerSearchByPhys", "Profiling of pgmHandlerVirtualFindByPhysAddr.");
1653
1654 PGM_REG_COUNTER(&pPGM->StatRZPageReplaceShared, "/PGM/RZ/Page/ReplacedShared", "Times a shared page was replaced.");
1655 PGM_REG_COUNTER(&pPGM->StatRZPageReplaceZero, "/PGM/RZ/Page/ReplacedZero", "Times the zero page was replaced.");
1656/// @todo PGM_REG_COUNTER(&pPGM->StatRZPageHandyAllocs, "/PGM/RZ/Page/HandyAllocs", "Number of times we've allocated more handy pages.");
1657 PGM_REG_COUNTER(&pPGM->StatR3PageReplaceShared, "/PGM/R3/Page/ReplacedShared", "Times a shared page was replaced.");
1658 PGM_REG_COUNTER(&pPGM->StatR3PageReplaceZero, "/PGM/R3/Page/ReplacedZero", "Times the zero page was replaced.");
1659/// @todo PGM_REG_COUNTER(&pPGM->StatR3PageHandyAllocs, "/PGM/R3/Page/HandyAllocs", "Number of times we've allocated more handy pages.");
1660
1661 PGM_REG_COUNTER(&pPGM->StatRZPhysRead, "/PGM/RZ/Phys/Read", "The number of times PGMPhysRead was called.");
1662 PGM_REG_COUNTER_BYTES(&pPGM->StatRZPhysReadBytes, "/PGM/RZ/Phys/Read/Bytes", "The number of bytes read by PGMPhysRead.");
1663 PGM_REG_COUNTER(&pPGM->StatRZPhysWrite, "/PGM/RZ/Phys/Write", "The number of times PGMPhysWrite was called.");
1664 PGM_REG_COUNTER_BYTES(&pPGM->StatRZPhysWriteBytes, "/PGM/RZ/Phys/Write/Bytes", "The number of bytes written by PGMPhysWrite.");
1665 PGM_REG_COUNTER(&pPGM->StatRZPhysSimpleRead, "/PGM/RZ/Phys/Simple/Read", "The number of times PGMPhysSimpleReadGCPtr was called.");
1666 PGM_REG_COUNTER_BYTES(&pPGM->StatRZPhysSimpleReadBytes, "/PGM/RZ/Phys/Simple/Read/Bytes", "The number of bytes read by PGMPhysSimpleReadGCPtr.");
1667 PGM_REG_COUNTER(&pPGM->StatRZPhysSimpleWrite, "/PGM/RZ/Phys/Simple/Write", "The number of times PGMPhysSimpleWriteGCPtr was called.");
1668 PGM_REG_COUNTER_BYTES(&pPGM->StatRZPhysSimpleWriteBytes, "/PGM/RZ/Phys/Simple/Write/Bytes", "The number of bytes written by PGMPhysSimpleWriteGCPtr.");
1669
1670 /* GC only: */
1671 PGM_REG_COUNTER(&pPGM->StatRCDynMapCacheHits, "/PGM/RC/DynMapCache/Hits" , "Number of dynamic page mapping cache hits.");
1672 PGM_REG_COUNTER(&pPGM->StatRCDynMapCacheMisses, "/PGM/RC/DynMapCache/Misses" , "Number of dynamic page mapping cache misses.");
1673 PGM_REG_COUNTER(&pPGM->StatRCInvlPgConflict, "/PGM/RC/InvlPgConflict", "Number of times PGMInvalidatePage() detected a mapping conflict.");
1674 PGM_REG_COUNTER(&pPGM->StatRCInvlPgSyncMonCR3, "/PGM/RC/InvlPgSyncMonitorCR3", "Number of times PGMInvalidatePage() ran into PGM_SYNC_MONITOR_CR3.");
1675
1676 PGM_REG_COUNTER(&pPGM->StatRCPhysRead, "/PGM/RC/Phys/Read", "The number of times PGMPhysRead was called.");
1677 PGM_REG_COUNTER_BYTES(&pPGM->StatRCPhysReadBytes, "/PGM/RC/Phys/Read/Bytes", "The number of bytes read by PGMPhysRead.");
1678 PGM_REG_COUNTER(&pPGM->StatRCPhysWrite, "/PGM/RC/Phys/Write", "The number of times PGMPhysWrite was called.");
1679 PGM_REG_COUNTER_BYTES(&pPGM->StatRCPhysWriteBytes, "/PGM/RC/Phys/Write/Bytes", "The number of bytes written by PGMPhysWrite.");
1680 PGM_REG_COUNTER(&pPGM->StatRCPhysSimpleRead, "/PGM/RC/Phys/Simple/Read", "The number of times PGMPhysSimpleReadGCPtr was called.");
1681 PGM_REG_COUNTER_BYTES(&pPGM->StatRCPhysSimpleReadBytes, "/PGM/RC/Phys/Simple/Read/Bytes", "The number of bytes read by PGMPhysSimpleReadGCPtr.");
1682 PGM_REG_COUNTER(&pPGM->StatRCPhysSimpleWrite, "/PGM/RC/Phys/Simple/Write", "The number of times PGMPhysSimpleWriteGCPtr was called.");
1683 PGM_REG_COUNTER_BYTES(&pPGM->StatRCPhysSimpleWriteBytes, "/PGM/RC/Phys/Simple/Write/Bytes", "The number of bytes written by PGMPhysSimpleWriteGCPtr.");
1684
1685 PGM_REG_COUNTER(&pPGM->StatTrackVirgin, "/PGM/Track/Virgin", "The number of first time shadowings");
1686 PGM_REG_COUNTER(&pPGM->StatTrackAliased, "/PGM/Track/Aliased", "The number of times switching to cRef2, i.e. the page is being shadowed by two PTs.");
1687 PGM_REG_COUNTER(&pPGM->StatTrackAliasedMany, "/PGM/Track/AliasedMany", "The number of times we're tracking using cRef2.");
1688 PGM_REG_COUNTER(&pPGM->StatTrackAliasedLots, "/PGM/Track/AliasedLots", "The number of times we're hitting pages which has overflowed cRef2");
1689 PGM_REG_COUNTER(&pPGM->StatTrackOverflows, "/PGM/Track/Overflows", "The number of times the extent list grows too long.");
1690 PGM_REG_COUNTER(&pPGM->StatTrackNoExtentsLeft, "/PGM/Track/NoExtentLeft", "The number of times the extent list was exhausted.");
1691 PGM_REG_PROFILE(&pPGM->StatTrackDeref, "/PGM/Track/Deref", "Profiling of SyncPageWorkerTrackDeref (expensive).");
1692
1693# undef PGM_REG_COUNTER
1694# undef PGM_REG_PROFILE
1695#endif
1696
1697 /*
1698 * Note! The layout below matches the member layout exactly!
1699 */
1700
1701 /*
1702 * Common - stats
1703 */
1704 for (VMCPUID idCpu = 0; idCpu < pVM->cCpus; idCpu++)
1705 {
1706 PPGMCPU pPgmCpu = &pVM->aCpus[idCpu].pgm.s;
1707
1708#define PGM_REG_COUNTER(a, b, c) \
1709 rc = STAMR3RegisterF(pVM, a, STAMTYPE_COUNTER, STAMVISIBILITY_ALWAYS, STAMUNIT_OCCURENCES, c, b, idCpu); \
1710 AssertRC(rc);
1711#define PGM_REG_PROFILE(a, b, c) \
1712 rc = STAMR3RegisterF(pVM, a, STAMTYPE_PROFILE, STAMVISIBILITY_ALWAYS, STAMUNIT_TICKS_PER_CALL, c, b, idCpu); \
1713 AssertRC(rc);
1714
1715 PGM_REG_COUNTER(&pPgmCpu->cGuestModeChanges, "/PGM/CPU%u/cGuestModeChanges", "Number of guest mode changes.");
1716
1717#ifdef VBOX_WITH_STATISTICS
1718
1719# if 0 /* rarely useful; leave for debugging. */
1720 for (unsigned j = 0; j < RT_ELEMENTS(pPgmCpu->StatSyncPtPD); j++)
1721 STAMR3RegisterF(pVM, &pPgmCpu->StatSyncPtPD[i], STAMTYPE_COUNTER, STAMVISIBILITY_USED, STAMUNIT_OCCURENCES,
1722 "The number of SyncPT per PD n.", "/PGM/CPU%u/PDSyncPT/%04X", i, j);
1723 for (unsigned j = 0; j < RT_ELEMENTS(pPgmCpu->StatSyncPagePD); j++)
1724 STAMR3RegisterF(pVM, &pPgmCpu->StatSyncPagePD[i], STAMTYPE_COUNTER, STAMVISIBILITY_USED, STAMUNIT_OCCURENCES,
1725 "The number of SyncPage per PD n.", "/PGM/CPU%u/PDSyncPage/%04X", i, j);
1726# endif
1727 /* R0 only: */
1728 PGM_REG_COUNTER(&pPgmCpu->StatR0DynMapMigrateInvlPg, "/PGM/CPU%u/R0/DynMapMigrateInvlPg", "invlpg count in PGMDynMapMigrateAutoSet.");
1729 PGM_REG_PROFILE(&pPgmCpu->StatR0DynMapGCPageInl, "/PGM/CPU%u/R0/DynMapPageGCPageInl", "Calls to pgmR0DynMapGCPageInlined.");
1730 PGM_REG_COUNTER(&pPgmCpu->StatR0DynMapGCPageInlHits, "/PGM/CPU%u/R0/DynMapPageGCPageInl/Hits", "Hash table lookup hits.");
1731 PGM_REG_COUNTER(&pPgmCpu->StatR0DynMapGCPageInlMisses, "/PGM/CPU%u/R0/DynMapPageGCPageInl/Misses", "Misses that falls back to code common with PGMDynMapHCPage.");
1732 PGM_REG_COUNTER(&pPgmCpu->StatR0DynMapGCPageInlRamHits, "/PGM/CPU%u/R0/DynMapPageGCPageInl/RamHits", "1st ram range hits.");
1733 PGM_REG_COUNTER(&pPgmCpu->StatR0DynMapGCPageInlRamMisses, "/PGM/CPU%u/R0/DynMapPageGCPageInl/RamMisses", "1st ram range misses, takes slow path.");
1734 PGM_REG_PROFILE(&pPgmCpu->StatR0DynMapHCPageInl, "/PGM/CPU%u/R0/DynMapPageHCPageInl", "Calls to pgmR0DynMapHCPageInlined.");
1735 PGM_REG_COUNTER(&pPgmCpu->StatR0DynMapHCPageInlHits, "/PGM/CPU%u/R0/DynMapPageHCPageInl/Hits", "Hash table lookup hits.");
1736 PGM_REG_COUNTER(&pPgmCpu->StatR0DynMapHCPageInlMisses, "/PGM/CPU%u/R0/DynMapPageHCPageInl/Misses", "Misses that falls back to code common with PGMDynMapHCPage.");
1737 PGM_REG_COUNTER(&pPgmCpu->StatR0DynMapPage, "/PGM/CPU%u/R0/DynMapPage", "Calls to pgmR0DynMapPage");
1738 PGM_REG_COUNTER(&pPgmCpu->StatR0DynMapSetOptimize, "/PGM/CPU%u/R0/DynMapPage/SetOptimize", "Calls to pgmDynMapOptimizeAutoSet.");
1739 PGM_REG_COUNTER(&pPgmCpu->StatR0DynMapSetSearchFlushes, "/PGM/CPU%u/R0/DynMapPage/SetSearchFlushes","Set search restorting to subset flushes.");
1740 PGM_REG_COUNTER(&pPgmCpu->StatR0DynMapSetSearchHits, "/PGM/CPU%u/R0/DynMapPage/SetSearchHits", "Set search hits.");
1741 PGM_REG_COUNTER(&pPgmCpu->StatR0DynMapSetSearchMisses, "/PGM/CPU%u/R0/DynMapPage/SetSearchMisses", "Set search misses.");
1742 PGM_REG_PROFILE(&pPgmCpu->StatR0DynMapHCPage, "/PGM/CPU%u/R0/DynMapPage/HCPage", "Calls to PGMDynMapHCPage (ring-0).");
1743 PGM_REG_COUNTER(&pPgmCpu->StatR0DynMapPageHits0, "/PGM/CPU%u/R0/DynMapPage/Hits0", "Hits at iPage+0");
1744 PGM_REG_COUNTER(&pPgmCpu->StatR0DynMapPageHits1, "/PGM/CPU%u/R0/DynMapPage/Hits1", "Hits at iPage+1");
1745 PGM_REG_COUNTER(&pPgmCpu->StatR0DynMapPageHits2, "/PGM/CPU%u/R0/DynMapPage/Hits2", "Hits at iPage+2");
1746 PGM_REG_COUNTER(&pPgmCpu->StatR0DynMapPageInvlPg, "/PGM/CPU%u/R0/DynMapPage/InvlPg", "invlpg count in pgmR0DynMapPageSlow.");
1747 PGM_REG_COUNTER(&pPgmCpu->StatR0DynMapPageSlow, "/PGM/CPU%u/R0/DynMapPage/Slow", "Calls to pgmR0DynMapPageSlow - subtract this from pgmR0DynMapPage to get 1st level hits.");
1748 PGM_REG_COUNTER(&pPgmCpu->StatR0DynMapPageSlowLoopHits, "/PGM/CPU%u/R0/DynMapPage/SlowLoopHits" , "Hits in the loop path.");
1749 PGM_REG_COUNTER(&pPgmCpu->StatR0DynMapPageSlowLoopMisses, "/PGM/CPU%u/R0/DynMapPage/SlowLoopMisses", "Misses in the loop path. NonLoopMisses = Slow - SlowLoopHit - SlowLoopMisses");
1750 //PGM_REG_COUNTER(&pPgmCpu->StatR0DynMapPageSlowLostHits, "/PGM/CPU%u/R0/DynMapPage/SlowLostHits", "Lost hits.");
1751 PGM_REG_COUNTER(&pPgmCpu->StatR0DynMapSubsets, "/PGM/CPU%u/R0/Subsets", "Times PGMDynMapPushAutoSubset was called.");
1752 PGM_REG_COUNTER(&pPgmCpu->StatR0DynMapPopFlushes, "/PGM/CPU%u/R0/SubsetPopFlushes", "Times PGMDynMapPopAutoSubset flushes the subset.");
1753 PGM_REG_COUNTER(&pPgmCpu->aStatR0DynMapSetSize[0], "/PGM/CPU%u/R0/SetSize000..09", "00-09% filled");
1754 PGM_REG_COUNTER(&pPgmCpu->aStatR0DynMapSetSize[1], "/PGM/CPU%u/R0/SetSize010..19", "10-19% filled");
1755 PGM_REG_COUNTER(&pPgmCpu->aStatR0DynMapSetSize[2], "/PGM/CPU%u/R0/SetSize020..29", "20-29% filled");
1756 PGM_REG_COUNTER(&pPgmCpu->aStatR0DynMapSetSize[3], "/PGM/CPU%u/R0/SetSize030..39", "30-39% filled");
1757 PGM_REG_COUNTER(&pPgmCpu->aStatR0DynMapSetSize[4], "/PGM/CPU%u/R0/SetSize040..49", "40-49% filled");
1758 PGM_REG_COUNTER(&pPgmCpu->aStatR0DynMapSetSize[5], "/PGM/CPU%u/R0/SetSize050..59", "50-59% filled");
1759 PGM_REG_COUNTER(&pPgmCpu->aStatR0DynMapSetSize[6], "/PGM/CPU%u/R0/SetSize060..69", "60-69% filled");
1760 PGM_REG_COUNTER(&pPgmCpu->aStatR0DynMapSetSize[7], "/PGM/CPU%u/R0/SetSize070..79", "70-79% filled");
1761 PGM_REG_COUNTER(&pPgmCpu->aStatR0DynMapSetSize[8], "/PGM/CPU%u/R0/SetSize080..89", "80-89% filled");
1762 PGM_REG_COUNTER(&pPgmCpu->aStatR0DynMapSetSize[9], "/PGM/CPU%u/R0/SetSize090..99", "90-99% filled");
1763 PGM_REG_COUNTER(&pPgmCpu->aStatR0DynMapSetSize[10], "/PGM/CPU%u/R0/SetSize100", "100% filled");
1764
1765 /* RZ only: */
1766 PGM_REG_PROFILE(&pPgmCpu->StatRZTrap0e, "/PGM/CPU%u/RZ/Trap0e", "Profiling of the PGMTrap0eHandler() body.");
1767 PGM_REG_PROFILE(&pPgmCpu->StatRZTrap0eTimeCheckPageFault, "/PGM/CPU%u/RZ/Trap0e/Time/CheckPageFault", "Profiling of checking for dirty/access emulation faults.");
1768 PGM_REG_PROFILE(&pPgmCpu->StatRZTrap0eTimeSyncPT, "/PGM/CPU%u/RZ/Trap0e/Time/SyncPT", "Profiling of lazy page table syncing.");
1769 PGM_REG_PROFILE(&pPgmCpu->StatRZTrap0eTimeMapping, "/PGM/CPU%u/RZ/Trap0e/Time/Mapping", "Profiling of checking virtual mappings.");
1770 PGM_REG_PROFILE(&pPgmCpu->StatRZTrap0eTimeOutOfSync, "/PGM/CPU%u/RZ/Trap0e/Time/OutOfSync", "Profiling of out of sync page handling.");
1771 PGM_REG_PROFILE(&pPgmCpu->StatRZTrap0eTimeHandlers, "/PGM/CPU%u/RZ/Trap0e/Time/Handlers", "Profiling of checking handlers.");
1772 PGM_REG_PROFILE(&pPgmCpu->StatRZTrap0eTime2CSAM, "/PGM/CPU%u/RZ/Trap0e/Time2/CSAM", "Profiling of the Trap0eHandler body when the cause is CSAM.");
1773 PGM_REG_PROFILE(&pPgmCpu->StatRZTrap0eTime2DirtyAndAccessed, "/PGM/CPU%u/RZ/Trap0e/Time2/DirtyAndAccessedBits", "Profiling of the Trap0eHandler body when the cause is dirty and/or accessed bit emulation.");
1774 PGM_REG_PROFILE(&pPgmCpu->StatRZTrap0eTime2GuestTrap, "/PGM/CPU%u/RZ/Trap0e/Time2/GuestTrap", "Profiling of the Trap0eHandler body when the cause is a guest trap.");
1775 PGM_REG_PROFILE(&pPgmCpu->StatRZTrap0eTime2HndPhys, "/PGM/CPU%u/RZ/Trap0e/Time2/HandlerPhysical", "Profiling of the Trap0eHandler body when the cause is a physical handler.");
1776 PGM_REG_PROFILE(&pPgmCpu->StatRZTrap0eTime2HndVirt, "/PGM/CPU%u/RZ/Trap0e/Time2/HandlerVirtual", "Profiling of the Trap0eHandler body when the cause is a virtual handler.");
1777 PGM_REG_PROFILE(&pPgmCpu->StatRZTrap0eTime2HndUnhandled, "/PGM/CPU%u/RZ/Trap0e/Time2/HandlerUnhandled", "Profiling of the Trap0eHandler body when the cause is access outside the monitored areas of a monitored page.");
1778 PGM_REG_PROFILE(&pPgmCpu->StatRZTrap0eTime2Misc, "/PGM/CPU%u/RZ/Trap0e/Time2/Misc", "Profiling of the Trap0eHandler body when the cause is not known.");
1779 PGM_REG_PROFILE(&pPgmCpu->StatRZTrap0eTime2OutOfSync, "/PGM/CPU%u/RZ/Trap0e/Time2/OutOfSync", "Profiling of the Trap0eHandler body when the cause is an out-of-sync page.");
1780 PGM_REG_PROFILE(&pPgmCpu->StatRZTrap0eTime2OutOfSyncHndPhys, "/PGM/CPU%u/RZ/Trap0e/Time2/OutOfSyncHndPhys", "Profiling of the Trap0eHandler body when the cause is an out-of-sync physical handler page.");
1781 PGM_REG_PROFILE(&pPgmCpu->StatRZTrap0eTime2OutOfSyncHndVirt, "/PGM/CPU%u/RZ/Trap0e/Time2/OutOfSyncHndVirt", "Profiling of the Trap0eHandler body when the cause is an out-of-sync virtual handler page.");
1782 PGM_REG_PROFILE(&pPgmCpu->StatRZTrap0eTime2OutOfSyncHndObs, "/PGM/CPU%u/RZ/Trap0e/Time2/OutOfSyncObsHnd", "Profiling of the Trap0eHandler body when the cause is an obsolete handler page.");
1783 PGM_REG_PROFILE(&pPgmCpu->StatRZTrap0eTime2SyncPT, "/PGM/CPU%u/RZ/Trap0e/Time2/SyncPT", "Profiling of the Trap0eHandler body when the cause is lazy syncing of a PT.");
1784 PGM_REG_COUNTER(&pPgmCpu->StatRZTrap0eConflicts, "/PGM/CPU%u/RZ/Trap0e/Conflicts", "The number of times #PF was caused by an undetected conflict.");
1785 PGM_REG_COUNTER(&pPgmCpu->StatRZTrap0eHandlersMapping, "/PGM/CPU%u/RZ/Trap0e/Handlers/Mapping", "Number of traps due to access handlers in mappings.");
1786 PGM_REG_COUNTER(&pPgmCpu->StatRZTrap0eHandlersOutOfSync, "/PGM/CPU%u/RZ/Trap0e/Handlers/OutOfSync", "Number of traps due to out-of-sync handled pages.");
1787 PGM_REG_COUNTER(&pPgmCpu->StatRZTrap0eHandlersPhysical, "/PGM/CPU%u/RZ/Trap0e/Handlers/Physical", "Number of traps due to physical access handlers.");
1788 PGM_REG_COUNTER(&pPgmCpu->StatRZTrap0eHandlersVirtual, "/PGM/CPU%u/RZ/Trap0e/Handlers/Virtual", "Number of traps due to virtual access handlers.");
1789 PGM_REG_COUNTER(&pPgmCpu->StatRZTrap0eHandlersVirtualByPhys, "/PGM/CPU%u/RZ/Trap0e/Handlers/VirtualByPhys", "Number of traps due to virtual access handlers by physical address.");
1790 PGM_REG_COUNTER(&pPgmCpu->StatRZTrap0eHandlersVirtualUnmarked,"/PGM/CPU%u/RZ/Trap0e/Handlers/VirtualUnmarked","Number of traps due to virtual access handlers by virtual address (without proper physical flags).");
1791 PGM_REG_COUNTER(&pPgmCpu->StatRZTrap0eHandlersUnhandled, "/PGM/CPU%u/RZ/Trap0e/Handlers/Unhandled", "Number of traps due to access outside range of monitored page(s).");
1792 PGM_REG_COUNTER(&pPgmCpu->StatRZTrap0eHandlersInvalid, "/PGM/CPU%u/RZ/Trap0e/Handlers/Invalid", "Number of traps due to access to invalid physical memory.");
1793 PGM_REG_COUNTER(&pPgmCpu->StatRZTrap0eUSNotPresentRead, "/PGM/CPU%u/RZ/Trap0e/Err/User/NPRead", "Number of user mode not present read page faults.");
1794 PGM_REG_COUNTER(&pPgmCpu->StatRZTrap0eUSNotPresentWrite, "/PGM/CPU%u/RZ/Trap0e/Err/User/NPWrite", "Number of user mode not present write page faults.");
1795 PGM_REG_COUNTER(&pPgmCpu->StatRZTrap0eUSWrite, "/PGM/CPU%u/RZ/Trap0e/Err/User/Write", "Number of user mode write page faults.");
1796 PGM_REG_COUNTER(&pPgmCpu->StatRZTrap0eUSReserved, "/PGM/CPU%u/RZ/Trap0e/Err/User/Reserved", "Number of user mode reserved bit page faults.");
1797 PGM_REG_COUNTER(&pPgmCpu->StatRZTrap0eUSNXE, "/PGM/CPU%u/RZ/Trap0e/Err/User/NXE", "Number of user mode NXE page faults.");
1798 PGM_REG_COUNTER(&pPgmCpu->StatRZTrap0eUSRead, "/PGM/CPU%u/RZ/Trap0e/Err/User/Read", "Number of user mode read page faults.");
1799 PGM_REG_COUNTER(&pPgmCpu->StatRZTrap0eSVNotPresentRead, "/PGM/CPU%u/RZ/Trap0e/Err/Supervisor/NPRead", "Number of supervisor mode not present read page faults.");
1800 PGM_REG_COUNTER(&pPgmCpu->StatRZTrap0eSVNotPresentWrite, "/PGM/CPU%u/RZ/Trap0e/Err/Supervisor/NPWrite", "Number of supervisor mode not present write page faults.");
1801 PGM_REG_COUNTER(&pPgmCpu->StatRZTrap0eSVWrite, "/PGM/CPU%u/RZ/Trap0e/Err/Supervisor/Write", "Number of supervisor mode write page faults.");
1802 PGM_REG_COUNTER(&pPgmCpu->StatRZTrap0eSVReserved, "/PGM/CPU%u/RZ/Trap0e/Err/Supervisor/Reserved", "Number of supervisor mode reserved bit page faults.");
1803 PGM_REG_COUNTER(&pPgmCpu->StatRZTrap0eSNXE, "/PGM/CPU%u/RZ/Trap0e/Err/Supervisor/NXE", "Number of supervisor mode NXE page faults.");
1804 PGM_REG_COUNTER(&pPgmCpu->StatRZTrap0eGuestPF, "/PGM/CPU%u/RZ/Trap0e/GuestPF", "Number of real guest page faults.");
1805 PGM_REG_COUNTER(&pPgmCpu->StatRZTrap0eGuestPFUnh, "/PGM/CPU%u/RZ/Trap0e/GuestPF/Unhandled", "Number of real guest page faults from the 'unhandled' case.");
1806 PGM_REG_COUNTER(&pPgmCpu->StatRZTrap0eGuestPFMapping, "/PGM/CPU%u/RZ/Trap0e/GuestPF/InMapping", "Number of real guest page faults in a mapping.");
1807 PGM_REG_COUNTER(&pPgmCpu->StatRZTrap0eWPEmulInRZ, "/PGM/CPU%u/RZ/Trap0e/WP/InRZ", "Number of guest page faults due to X86_CR0_WP emulation.");
1808 PGM_REG_COUNTER(&pPgmCpu->StatRZTrap0eWPEmulToR3, "/PGM/CPU%u/RZ/Trap0e/WP/ToR3", "Number of guest page faults due to X86_CR0_WP emulation (forward to R3 for emulation).");
1809#if 0 /* rarely useful; leave for debugging. */
1810 for (unsigned j = 0; j < RT_ELEMENTS(pPgmCpu->StatRZTrap0ePD); j++)
1811 STAMR3RegisterF(pVM, &pPgmCpu->StatRZTrap0ePD[i], STAMTYPE_COUNTER, STAMVISIBILITY_USED, STAMUNIT_OCCURENCES,
1812 "The number of traps in page directory n.", "/PGM/CPU%u/RZ/Trap0e/PD/%04X", i, j);
1813#endif
1814 PGM_REG_COUNTER(&pPgmCpu->StatRZGuestCR3WriteHandled, "/PGM/CPU%u/RZ/CR3WriteHandled", "The number of times the Guest CR3 change was successfully handled.");
1815 PGM_REG_COUNTER(&pPgmCpu->StatRZGuestCR3WriteUnhandled, "/PGM/CPU%u/RZ/CR3WriteUnhandled", "The number of times the Guest CR3 change was passed back to the recompiler.");
1816 PGM_REG_COUNTER(&pPgmCpu->StatRZGuestCR3WriteConflict, "/PGM/CPU%u/RZ/CR3WriteConflict", "The number of times the Guest CR3 monitoring detected a conflict.");
1817 PGM_REG_COUNTER(&pPgmCpu->StatRZGuestROMWriteHandled, "/PGM/CPU%u/RZ/ROMWriteHandled", "The number of times the Guest ROM change was successfully handled.");
1818 PGM_REG_COUNTER(&pPgmCpu->StatRZGuestROMWriteUnhandled, "/PGM/CPU%u/RZ/ROMWriteUnhandled", "The number of times the Guest ROM change was passed back to the recompiler.");
1819
1820 /* HC only: */
1821
1822 /* RZ & R3: */
1823 PGM_REG_PROFILE(&pPgmCpu->StatRZSyncCR3, "/PGM/CPU%u/RZ/SyncCR3", "Profiling of the PGMSyncCR3() body.");
1824 PGM_REG_PROFILE(&pPgmCpu->StatRZSyncCR3Handlers, "/PGM/CPU%u/RZ/SyncCR3/Handlers", "Profiling of the PGMSyncCR3() update handler section.");
1825 PGM_REG_COUNTER(&pPgmCpu->StatRZSyncCR3Global, "/PGM/CPU%u/RZ/SyncCR3/Global", "The number of global CR3 syncs.");
1826 PGM_REG_COUNTER(&pPgmCpu->StatRZSyncCR3NotGlobal, "/PGM/CPU%u/RZ/SyncCR3/NotGlobal", "The number of non-global CR3 syncs.");
1827 PGM_REG_COUNTER(&pPgmCpu->StatRZSyncCR3DstCacheHit, "/PGM/CPU%u/RZ/SyncCR3/DstChacheHit", "The number of times we got some kind of a cache hit.");
1828 PGM_REG_COUNTER(&pPgmCpu->StatRZSyncCR3DstFreed, "/PGM/CPU%u/RZ/SyncCR3/DstFreed", "The number of times we've had to free a shadow entry.");
1829 PGM_REG_COUNTER(&pPgmCpu->StatRZSyncCR3DstFreedSrcNP, "/PGM/CPU%u/RZ/SyncCR3/DstFreedSrcNP", "The number of times we've had to free a shadow entry for which the source entry was not present.");
1830 PGM_REG_COUNTER(&pPgmCpu->StatRZSyncCR3DstNotPresent, "/PGM/CPU%u/RZ/SyncCR3/DstNotPresent", "The number of times we've encountered a not present shadow entry for a present guest entry.");
1831 PGM_REG_COUNTER(&pPgmCpu->StatRZSyncCR3DstSkippedGlobalPD, "/PGM/CPU%u/RZ/SyncCR3/DstSkippedGlobalPD", "The number of times a global page directory wasn't flushed.");
1832 PGM_REG_COUNTER(&pPgmCpu->StatRZSyncCR3DstSkippedGlobalPT, "/PGM/CPU%u/RZ/SyncCR3/DstSkippedGlobalPT", "The number of times a page table with only global entries wasn't flushed.");
1833 PGM_REG_PROFILE(&pPgmCpu->StatRZSyncPT, "/PGM/CPU%u/RZ/SyncPT", "Profiling of the pfnSyncPT() body.");
1834 PGM_REG_COUNTER(&pPgmCpu->StatRZSyncPTFailed, "/PGM/CPU%u/RZ/SyncPT/Failed", "The number of times pfnSyncPT() failed.");
1835 PGM_REG_COUNTER(&pPgmCpu->StatRZSyncPT4K, "/PGM/CPU%u/RZ/SyncPT/4K", "Nr of 4K PT syncs");
1836 PGM_REG_COUNTER(&pPgmCpu->StatRZSyncPT4M, "/PGM/CPU%u/RZ/SyncPT/4M", "Nr of 4M PT syncs");
1837 PGM_REG_COUNTER(&pPgmCpu->StatRZSyncPagePDNAs, "/PGM/CPU%u/RZ/SyncPagePDNAs", "The number of time we've marked a PD not present from SyncPage to virtualize the accessed bit.");
1838 PGM_REG_COUNTER(&pPgmCpu->StatRZSyncPagePDOutOfSync, "/PGM/CPU%u/RZ/SyncPagePDOutOfSync", "The number of time we've encountered an out-of-sync PD in SyncPage.");
1839 PGM_REG_COUNTER(&pPgmCpu->StatRZAccessedPage, "/PGM/CPU%u/RZ/AccessedPage", "The number of pages marked not present for accessed bit emulation.");
1840 PGM_REG_PROFILE(&pPgmCpu->StatRZDirtyBitTracking, "/PGM/CPU%u/RZ/DirtyPage", "Profiling the dirty bit tracking in CheckPageFault().");
1841 PGM_REG_COUNTER(&pPgmCpu->StatRZDirtyPage, "/PGM/CPU%u/RZ/DirtyPage/Mark", "The number of pages marked read-only for dirty bit tracking.");
1842 PGM_REG_COUNTER(&pPgmCpu->StatRZDirtyPageBig, "/PGM/CPU%u/RZ/DirtyPage/MarkBig", "The number of 4MB pages marked read-only for dirty bit tracking.");
1843 PGM_REG_COUNTER(&pPgmCpu->StatRZDirtyPageSkipped, "/PGM/CPU%u/RZ/DirtyPage/Skipped", "The number of pages already dirty or readonly.");
1844 PGM_REG_COUNTER(&pPgmCpu->StatRZDirtyPageTrap, "/PGM/CPU%u/RZ/DirtyPage/Trap", "The number of traps generated for dirty bit tracking.");
1845 PGM_REG_COUNTER(&pPgmCpu->StatRZDirtyPageStale, "/PGM/CPU%u/RZ/DirtyPage/Stale", "The number of traps generated for dirty bit tracking (stale tlb entries).");
1846 PGM_REG_COUNTER(&pPgmCpu->StatRZDirtiedPage, "/PGM/CPU%u/RZ/DirtyPage/SetDirty", "The number of pages marked dirty because of write accesses.");
1847 PGM_REG_COUNTER(&pPgmCpu->StatRZDirtyTrackRealPF, "/PGM/CPU%u/RZ/DirtyPage/RealPF", "The number of real pages faults during dirty bit tracking.");
1848 PGM_REG_COUNTER(&pPgmCpu->StatRZPageAlreadyDirty, "/PGM/CPU%u/RZ/DirtyPage/AlreadySet", "The number of pages already marked dirty because of write accesses.");
1849 PGM_REG_PROFILE(&pPgmCpu->StatRZInvalidatePage, "/PGM/CPU%u/RZ/InvalidatePage", "PGMInvalidatePage() profiling.");
1850 PGM_REG_COUNTER(&pPgmCpu->StatRZInvalidatePage4KBPages, "/PGM/CPU%u/RZ/InvalidatePage/4KBPages", "The number of times PGMInvalidatePage() was called for a 4KB page.");
1851 PGM_REG_COUNTER(&pPgmCpu->StatRZInvalidatePage4MBPages, "/PGM/CPU%u/RZ/InvalidatePage/4MBPages", "The number of times PGMInvalidatePage() was called for a 4MB page.");
1852 PGM_REG_COUNTER(&pPgmCpu->StatRZInvalidatePage4MBPagesSkip, "/PGM/CPU%u/RZ/InvalidatePage/4MBPagesSkip","The number of times PGMInvalidatePage() skipped a 4MB page.");
1853 PGM_REG_COUNTER(&pPgmCpu->StatRZInvalidatePagePDMappings, "/PGM/CPU%u/RZ/InvalidatePage/PDMappings", "The number of times PGMInvalidatePage() was called for a page directory containing mappings (no conflict).");
1854 PGM_REG_COUNTER(&pPgmCpu->StatRZInvalidatePagePDNAs, "/PGM/CPU%u/RZ/InvalidatePage/PDNAs", "The number of times PGMInvalidatePage() was called for a not accessed page directory.");
1855 PGM_REG_COUNTER(&pPgmCpu->StatRZInvalidatePagePDNPs, "/PGM/CPU%u/RZ/InvalidatePage/PDNPs", "The number of times PGMInvalidatePage() was called for a not present page directory.");
1856 PGM_REG_COUNTER(&pPgmCpu->StatRZInvalidatePagePDOutOfSync, "/PGM/CPU%u/RZ/InvalidatePage/PDOutOfSync", "The number of times PGMInvalidatePage() was called for an out of sync page directory.");
1857 PGM_REG_COUNTER(&pPgmCpu->StatRZInvalidatePageSkipped, "/PGM/CPU%u/RZ/InvalidatePage/Skipped", "The number of times PGMInvalidatePage() was skipped due to not present shw or pending pending SyncCR3.");
1858 PGM_REG_COUNTER(&pPgmCpu->StatRZPageOutOfSyncSupervisor, "/PGM/CPU%u/RZ/OutOfSync/SuperVisor", "Number of traps due to pages out of sync (P) and times VerifyAccessSyncPage calls SyncPage.");
1859 PGM_REG_COUNTER(&pPgmCpu->StatRZPageOutOfSyncUser, "/PGM/CPU%u/RZ/OutOfSync/User", "Number of traps due to pages out of sync (P) and times VerifyAccessSyncPage calls SyncPage.");
1860 PGM_REG_COUNTER(&pPgmCpu->StatRZPageOutOfSyncSupervisorWrite,"/PGM/CPU%u/RZ/OutOfSync/SuperVisorWrite", "Number of traps due to pages out of sync (RW) and times VerifyAccessSyncPage calls SyncPage.");
1861 PGM_REG_COUNTER(&pPgmCpu->StatRZPageOutOfSyncUserWrite, "/PGM/CPU%u/RZ/OutOfSync/UserWrite", "Number of traps due to pages out of sync (RW) and times VerifyAccessSyncPage calls SyncPage.");
1862 PGM_REG_COUNTER(&pPgmCpu->StatRZPageOutOfSyncBallloon, "/PGM/CPU%u/RZ/OutOfSync/Balloon", "The number of times a ballooned page was accessed (read).");
1863 PGM_REG_PROFILE(&pPgmCpu->StatRZPrefetch, "/PGM/CPU%u/RZ/Prefetch", "PGMPrefetchPage profiling.");
1864 PGM_REG_PROFILE(&pPgmCpu->StatRZFlushTLB, "/PGM/CPU%u/RZ/FlushTLB", "Profiling of the PGMFlushTLB() body.");
1865 PGM_REG_COUNTER(&pPgmCpu->StatRZFlushTLBNewCR3, "/PGM/CPU%u/RZ/FlushTLB/NewCR3", "The number of times PGMFlushTLB was called with a new CR3, non-global. (switch)");
1866 PGM_REG_COUNTER(&pPgmCpu->StatRZFlushTLBNewCR3Global, "/PGM/CPU%u/RZ/FlushTLB/NewCR3Global", "The number of times PGMFlushTLB was called with a new CR3, global. (switch)");
1867 PGM_REG_COUNTER(&pPgmCpu->StatRZFlushTLBSameCR3, "/PGM/CPU%u/RZ/FlushTLB/SameCR3", "The number of times PGMFlushTLB was called with the same CR3, non-global. (flush)");
1868 PGM_REG_COUNTER(&pPgmCpu->StatRZFlushTLBSameCR3Global, "/PGM/CPU%u/RZ/FlushTLB/SameCR3Global", "The number of times PGMFlushTLB was called with the same CR3, global. (flush)");
1869 PGM_REG_PROFILE(&pPgmCpu->StatRZGstModifyPage, "/PGM/CPU%u/RZ/GstModifyPage", "Profiling of the PGMGstModifyPage() body.");
1870
1871 PGM_REG_PROFILE(&pPgmCpu->StatR3SyncCR3, "/PGM/CPU%u/R3/SyncCR3", "Profiling of the PGMSyncCR3() body.");
1872 PGM_REG_PROFILE(&pPgmCpu->StatR3SyncCR3Handlers, "/PGM/CPU%u/R3/SyncCR3/Handlers", "Profiling of the PGMSyncCR3() update handler section.");
1873 PGM_REG_COUNTER(&pPgmCpu->StatR3SyncCR3Global, "/PGM/CPU%u/R3/SyncCR3/Global", "The number of global CR3 syncs.");
1874 PGM_REG_COUNTER(&pPgmCpu->StatR3SyncCR3NotGlobal, "/PGM/CPU%u/R3/SyncCR3/NotGlobal", "The number of non-global CR3 syncs.");
1875 PGM_REG_COUNTER(&pPgmCpu->StatR3SyncCR3DstCacheHit, "/PGM/CPU%u/R3/SyncCR3/DstChacheHit", "The number of times we got some kind of a cache hit.");
1876 PGM_REG_COUNTER(&pPgmCpu->StatR3SyncCR3DstFreed, "/PGM/CPU%u/R3/SyncCR3/DstFreed", "The number of times we've had to free a shadow entry.");
1877 PGM_REG_COUNTER(&pPgmCpu->StatR3SyncCR3DstFreedSrcNP, "/PGM/CPU%u/R3/SyncCR3/DstFreedSrcNP", "The number of times we've had to free a shadow entry for which the source entry was not present.");
1878 PGM_REG_COUNTER(&pPgmCpu->StatR3SyncCR3DstNotPresent, "/PGM/CPU%u/R3/SyncCR3/DstNotPresent", "The number of times we've encountered a not present shadow entry for a present guest entry.");
1879 PGM_REG_COUNTER(&pPgmCpu->StatR3SyncCR3DstSkippedGlobalPD, "/PGM/CPU%u/R3/SyncCR3/DstSkippedGlobalPD", "The number of times a global page directory wasn't flushed.");
1880 PGM_REG_COUNTER(&pPgmCpu->StatR3SyncCR3DstSkippedGlobalPT, "/PGM/CPU%u/R3/SyncCR3/DstSkippedGlobalPT", "The number of times a page table with only global entries wasn't flushed.");
1881 PGM_REG_PROFILE(&pPgmCpu->StatR3SyncPT, "/PGM/CPU%u/R3/SyncPT", "Profiling of the pfnSyncPT() body.");
1882 PGM_REG_COUNTER(&pPgmCpu->StatR3SyncPTFailed, "/PGM/CPU%u/R3/SyncPT/Failed", "The number of times pfnSyncPT() failed.");
1883 PGM_REG_COUNTER(&pPgmCpu->StatR3SyncPT4K, "/PGM/CPU%u/R3/SyncPT/4K", "Nr of 4K PT syncs");
1884 PGM_REG_COUNTER(&pPgmCpu->StatR3SyncPT4M, "/PGM/CPU%u/R3/SyncPT/4M", "Nr of 4M PT syncs");
1885 PGM_REG_COUNTER(&pPgmCpu->StatR3SyncPagePDNAs, "/PGM/CPU%u/R3/SyncPagePDNAs", "The number of time we've marked a PD not present from SyncPage to virtualize the accessed bit.");
1886 PGM_REG_COUNTER(&pPgmCpu->StatR3SyncPagePDOutOfSync, "/PGM/CPU%u/R3/SyncPagePDOutOfSync", "The number of time we've encountered an out-of-sync PD in SyncPage.");
1887 PGM_REG_COUNTER(&pPgmCpu->StatR3AccessedPage, "/PGM/CPU%u/R3/AccessedPage", "The number of pages marked not present for accessed bit emulation.");
1888 PGM_REG_PROFILE(&pPgmCpu->StatR3DirtyBitTracking, "/PGM/CPU%u/R3/DirtyPage", "Profiling the dirty bit tracking in CheckPageFault().");
1889 PGM_REG_COUNTER(&pPgmCpu->StatR3DirtyPage, "/PGM/CPU%u/R3/DirtyPage/Mark", "The number of pages marked read-only for dirty bit tracking.");
1890 PGM_REG_COUNTER(&pPgmCpu->StatR3DirtyPageBig, "/PGM/CPU%u/R3/DirtyPage/MarkBig", "The number of 4MB pages marked read-only for dirty bit tracking.");
1891 PGM_REG_COUNTER(&pPgmCpu->StatR3DirtyPageSkipped, "/PGM/CPU%u/R3/DirtyPage/Skipped", "The number of pages already dirty or readonly.");
1892 PGM_REG_COUNTER(&pPgmCpu->StatR3DirtyPageTrap, "/PGM/CPU%u/R3/DirtyPage/Trap", "The number of traps generated for dirty bit tracking.");
1893 PGM_REG_COUNTER(&pPgmCpu->StatR3DirtiedPage, "/PGM/CPU%u/R3/DirtyPage/SetDirty", "The number of pages marked dirty because of write accesses.");
1894 PGM_REG_COUNTER(&pPgmCpu->StatR3DirtyTrackRealPF, "/PGM/CPU%u/R3/DirtyPage/RealPF", "The number of real pages faults during dirty bit tracking.");
1895 PGM_REG_COUNTER(&pPgmCpu->StatR3PageAlreadyDirty, "/PGM/CPU%u/R3/DirtyPage/AlreadySet", "The number of pages already marked dirty because of write accesses.");
1896 PGM_REG_PROFILE(&pPgmCpu->StatR3InvalidatePage, "/PGM/CPU%u/R3/InvalidatePage", "PGMInvalidatePage() profiling.");
1897 PGM_REG_COUNTER(&pPgmCpu->StatR3InvalidatePage4KBPages, "/PGM/CPU%u/R3/InvalidatePage/4KBPages", "The number of times PGMInvalidatePage() was called for a 4KB page.");
1898 PGM_REG_COUNTER(&pPgmCpu->StatR3InvalidatePage4MBPages, "/PGM/CPU%u/R3/InvalidatePage/4MBPages", "The number of times PGMInvalidatePage() was called for a 4MB page.");
1899 PGM_REG_COUNTER(&pPgmCpu->StatR3InvalidatePage4MBPagesSkip, "/PGM/CPU%u/R3/InvalidatePage/4MBPagesSkip","The number of times PGMInvalidatePage() skipped a 4MB page.");
1900 PGM_REG_COUNTER(&pPgmCpu->StatR3InvalidatePagePDMappings, "/PGM/CPU%u/R3/InvalidatePage/PDMappings", "The number of times PGMInvalidatePage() was called for a page directory containing mappings (no conflict).");
1901 PGM_REG_COUNTER(&pPgmCpu->StatR3InvalidatePagePDNAs, "/PGM/CPU%u/R3/InvalidatePage/PDNAs", "The number of times PGMInvalidatePage() was called for a not accessed page directory.");
1902 PGM_REG_COUNTER(&pPgmCpu->StatR3InvalidatePagePDNPs, "/PGM/CPU%u/R3/InvalidatePage/PDNPs", "The number of times PGMInvalidatePage() was called for a not present page directory.");
1903 PGM_REG_COUNTER(&pPgmCpu->StatR3InvalidatePagePDOutOfSync, "/PGM/CPU%u/R3/InvalidatePage/PDOutOfSync", "The number of times PGMInvalidatePage() was called for an out of sync page directory.");
1904 PGM_REG_COUNTER(&pPgmCpu->StatR3InvalidatePageSkipped, "/PGM/CPU%u/R3/InvalidatePage/Skipped", "The number of times PGMInvalidatePage() was skipped due to not present shw or pending pending SyncCR3.");
1905 PGM_REG_COUNTER(&pPgmCpu->StatR3PageOutOfSyncSupervisor, "/PGM/CPU%u/R3/OutOfSync/SuperVisor", "Number of traps due to pages out of sync and times VerifyAccessSyncPage calls SyncPage.");
1906 PGM_REG_COUNTER(&pPgmCpu->StatR3PageOutOfSyncUser, "/PGM/CPU%u/R3/OutOfSync/User", "Number of traps due to pages out of sync and times VerifyAccessSyncPage calls SyncPage.");
1907 PGM_REG_COUNTER(&pPgmCpu->StatR3PageOutOfSyncBallloon, "/PGM/CPU%u/R3/OutOfSync/Balloon", "The number of times a ballooned page was accessed (read).");
1908 PGM_REG_PROFILE(&pPgmCpu->StatR3Prefetch, "/PGM/CPU%u/R3/Prefetch", "PGMPrefetchPage profiling.");
1909 PGM_REG_PROFILE(&pPgmCpu->StatR3FlushTLB, "/PGM/CPU%u/R3/FlushTLB", "Profiling of the PGMFlushTLB() body.");
1910 PGM_REG_COUNTER(&pPgmCpu->StatR3FlushTLBNewCR3, "/PGM/CPU%u/R3/FlushTLB/NewCR3", "The number of times PGMFlushTLB was called with a new CR3, non-global. (switch)");
1911 PGM_REG_COUNTER(&pPgmCpu->StatR3FlushTLBNewCR3Global, "/PGM/CPU%u/R3/FlushTLB/NewCR3Global", "The number of times PGMFlushTLB was called with a new CR3, global. (switch)");
1912 PGM_REG_COUNTER(&pPgmCpu->StatR3FlushTLBSameCR3, "/PGM/CPU%u/R3/FlushTLB/SameCR3", "The number of times PGMFlushTLB was called with the same CR3, non-global. (flush)");
1913 PGM_REG_COUNTER(&pPgmCpu->StatR3FlushTLBSameCR3Global, "/PGM/CPU%u/R3/FlushTLB/SameCR3Global", "The number of times PGMFlushTLB was called with the same CR3, global. (flush)");
1914 PGM_REG_PROFILE(&pPgmCpu->StatR3GstModifyPage, "/PGM/CPU%u/R3/GstModifyPage", "Profiling of the PGMGstModifyPage() body.");
1915#endif /* VBOX_WITH_STATISTICS */
1916
1917#undef PGM_REG_PROFILE
1918#undef PGM_REG_COUNTER
1919
1920 }
1921}
1922
1923
1924/**
1925 * Init the PGM bits that rely on VMMR0 and MM to be fully initialized.
1926 *
1927 * The dynamic mapping area will also be allocated and initialized at this
1928 * time. We could allocate it during PGMR3Init of course, but the mapping
1929 * wouldn't be allocated at that time preventing us from setting up the
1930 * page table entries with the dummy page.
1931 *
1932 * @returns VBox status code.
1933 * @param pVM VM handle.
1934 */
1935VMMR3DECL(int) PGMR3InitDynMap(PVM pVM)
1936{
1937 RTGCPTR GCPtr;
1938 int rc;
1939
1940 /*
1941 * Reserve space for the dynamic mappings.
1942 */
1943 rc = MMR3HyperReserve(pVM, MM_HYPER_DYNAMIC_SIZE, "Dynamic mapping", &GCPtr);
1944 if (RT_SUCCESS(rc))
1945 pVM->pgm.s.pbDynPageMapBaseGC = GCPtr;
1946
1947 if ( RT_SUCCESS(rc)
1948 && (pVM->pgm.s.pbDynPageMapBaseGC >> X86_PD_PAE_SHIFT) != ((pVM->pgm.s.pbDynPageMapBaseGC + MM_HYPER_DYNAMIC_SIZE - 1) >> X86_PD_PAE_SHIFT))
1949 {
1950 rc = MMR3HyperReserve(pVM, MM_HYPER_DYNAMIC_SIZE, "Dynamic mapping not crossing", &GCPtr);
1951 if (RT_SUCCESS(rc))
1952 pVM->pgm.s.pbDynPageMapBaseGC = GCPtr;
1953 }
1954 if (RT_SUCCESS(rc))
1955 {
1956 AssertRelease((pVM->pgm.s.pbDynPageMapBaseGC >> X86_PD_PAE_SHIFT) == ((pVM->pgm.s.pbDynPageMapBaseGC + MM_HYPER_DYNAMIC_SIZE - 1) >> X86_PD_PAE_SHIFT));
1957 MMR3HyperReserve(pVM, PAGE_SIZE, "fence", NULL);
1958 }
1959 return rc;
1960}
1961
1962
1963/**
1964 * Ring-3 init finalizing.
1965 *
1966 * @returns VBox status code.
1967 * @param pVM The VM handle.
1968 */
1969VMMR3DECL(int) PGMR3InitFinalize(PVM pVM)
1970{
1971 int rc;
1972
1973 /*
1974 * Reserve space for the dynamic mappings.
1975 * Initialize the dynamic mapping pages with dummy pages to simply the cache.
1976 */
1977 /* get the pointer to the page table entries. */
1978 PPGMMAPPING pMapping = pgmGetMapping(pVM, pVM->pgm.s.pbDynPageMapBaseGC);
1979 AssertRelease(pMapping);
1980 const uintptr_t off = pVM->pgm.s.pbDynPageMapBaseGC - pMapping->GCPtr;
1981 const unsigned iPT = off >> X86_PD_SHIFT;
1982 const unsigned iPG = (off >> X86_PT_SHIFT) & X86_PT_MASK;
1983 pVM->pgm.s.paDynPageMap32BitPTEsGC = pMapping->aPTs[iPT].pPTRC + iPG * sizeof(pMapping->aPTs[0].pPTR3->a[0]);
1984 pVM->pgm.s.paDynPageMapPaePTEsGC = pMapping->aPTs[iPT].paPaePTsRC + iPG * sizeof(pMapping->aPTs[0].paPaePTsR3->a[0]);
1985
1986 /* init cache */
1987 RTHCPHYS HCPhysDummy = MMR3PageDummyHCPhys(pVM);
1988 for (unsigned i = 0; i < RT_ELEMENTS(pVM->pgm.s.aHCPhysDynPageMapCache); i++)
1989 pVM->pgm.s.aHCPhysDynPageMapCache[i] = HCPhysDummy;
1990
1991 for (unsigned i = 0; i < MM_HYPER_DYNAMIC_SIZE; i += PAGE_SIZE)
1992 {
1993 rc = PGMMap(pVM, pVM->pgm.s.pbDynPageMapBaseGC + i, HCPhysDummy, PAGE_SIZE, 0);
1994 AssertRCReturn(rc, rc);
1995 }
1996
1997 /*
1998 * Note that AMD uses all the 8 reserved bits for the address (so 40 bits in total);
1999 * Intel only goes up to 36 bits, so we stick to 36 as well.
2000 */
2001 /** @todo How to test for the 40 bits support? Long mode seems to be the test criterium. */
2002 uint32_t u32Dummy, u32Features;
2003 CPUMGetGuestCpuId(VMMGetCpu(pVM), 1, &u32Dummy, &u32Dummy, &u32Dummy, &u32Features);
2004
2005 if (u32Features & X86_CPUID_FEATURE_EDX_PSE36)
2006 pVM->pgm.s.GCPhys4MBPSEMask = RT_BIT_64(36) - 1;
2007 else
2008 pVM->pgm.s.GCPhys4MBPSEMask = RT_BIT_64(32) - 1;
2009
2010 /*
2011 * Allocate memory if we're supposed to do that.
2012 */
2013 if (pVM->pgm.s.fRamPreAlloc)
2014 rc = pgmR3PhysRamPreAllocate(pVM);
2015
2016 LogRel(("PGMR3InitFinalize: 4 MB PSE mask %RGp\n", pVM->pgm.s.GCPhys4MBPSEMask));
2017 return rc;
2018}
2019
2020
2021/**
2022 * Applies relocations to data and code managed by this component.
2023 *
2024 * This function will be called at init and whenever the VMM need to relocate it
2025 * self inside the GC.
2026 *
2027 * @param pVM The VM.
2028 * @param offDelta Relocation delta relative to old location.
2029 */
2030VMMR3DECL(void) PGMR3Relocate(PVM pVM, RTGCINTPTR offDelta)
2031{
2032 LogFlow(("PGMR3Relocate %RGv to %RGv\n", pVM->pgm.s.GCPtrCR3Mapping, pVM->pgm.s.GCPtrCR3Mapping + offDelta));
2033
2034 /*
2035 * Paging stuff.
2036 */
2037 pVM->pgm.s.GCPtrCR3Mapping += offDelta;
2038
2039 pgmR3ModeDataInit(pVM, true /* resolve GC/R0 symbols */);
2040
2041 /* Shadow, guest and both mode switch & relocation for each VCPU. */
2042 for (VMCPUID i = 0; i < pVM->cCpus; i++)
2043 {
2044 PVMCPU pVCpu = &pVM->aCpus[i];
2045
2046 pgmR3ModeDataSwitch(pVM, pVCpu, pVCpu->pgm.s.enmShadowMode, pVCpu->pgm.s.enmGuestMode);
2047
2048 PGM_SHW_PFN(Relocate, pVCpu)(pVCpu, offDelta);
2049 PGM_GST_PFN(Relocate, pVCpu)(pVCpu, offDelta);
2050 PGM_BTH_PFN(Relocate, pVCpu)(pVCpu, offDelta);
2051 }
2052
2053 /*
2054 * Trees.
2055 */
2056 pVM->pgm.s.pTreesRC = MMHyperR3ToRC(pVM, pVM->pgm.s.pTreesR3);
2057
2058 /*
2059 * Ram ranges.
2060 */
2061 if (pVM->pgm.s.pRamRangesR3)
2062 {
2063 /* Update the pSelfRC pointers and relink them. */
2064 for (PPGMRAMRANGE pCur = pVM->pgm.s.pRamRangesR3; pCur; pCur = pCur->pNextR3)
2065 if (!(pCur->fFlags & PGM_RAM_RANGE_FLAGS_FLOATING))
2066 pCur->pSelfRC = MMHyperCCToRC(pVM, pCur);
2067 pgmR3PhysRelinkRamRanges(pVM);
2068 }
2069
2070 /*
2071 * Update the pSelfRC pointer of the MMIO2 ram ranges since they might not
2072 * be mapped and thus not included in the above exercise.
2073 */
2074 for (PPGMMMIO2RANGE pCur = pVM->pgm.s.pMmio2RangesR3; pCur; pCur = pCur->pNextR3)
2075 if (!(pCur->RamRange.fFlags & PGM_RAM_RANGE_FLAGS_FLOATING))
2076 pCur->RamRange.pSelfRC = MMHyperCCToRC(pVM, &pCur->RamRange);
2077
2078 /*
2079 * Update the two page directories with all page table mappings.
2080 * (One or more of them have changed, that's why we're here.)
2081 */
2082 pVM->pgm.s.pMappingsRC = MMHyperR3ToRC(pVM, pVM->pgm.s.pMappingsR3);
2083 for (PPGMMAPPING pCur = pVM->pgm.s.pMappingsR3; pCur->pNextR3; pCur = pCur->pNextR3)
2084 pCur->pNextRC = MMHyperR3ToRC(pVM, pCur->pNextR3);
2085
2086 /* Relocate GC addresses of Page Tables. */
2087 for (PPGMMAPPING pCur = pVM->pgm.s.pMappingsR3; pCur; pCur = pCur->pNextR3)
2088 {
2089 for (RTHCUINT i = 0; i < pCur->cPTs; i++)
2090 {
2091 pCur->aPTs[i].pPTRC = MMHyperR3ToRC(pVM, pCur->aPTs[i].pPTR3);
2092 pCur->aPTs[i].paPaePTsRC = MMHyperR3ToRC(pVM, pCur->aPTs[i].paPaePTsR3);
2093 }
2094 }
2095
2096 /*
2097 * Dynamic page mapping area.
2098 */
2099 pVM->pgm.s.paDynPageMap32BitPTEsGC += offDelta;
2100 pVM->pgm.s.paDynPageMapPaePTEsGC += offDelta;
2101 pVM->pgm.s.pbDynPageMapBaseGC += offDelta;
2102
2103 /*
2104 * The Zero page.
2105 */
2106 pVM->pgm.s.pvZeroPgR0 = MMHyperR3ToR0(pVM, pVM->pgm.s.pvZeroPgR3);
2107#ifdef VBOX_WITH_2X_4GB_ADDR_SPACE
2108 AssertRelease(pVM->pgm.s.pvZeroPgR0 != NIL_RTR0PTR || !VMMIsHwVirtExtForced(pVM));
2109#else
2110 AssertRelease(pVM->pgm.s.pvZeroPgR0 != NIL_RTR0PTR);
2111#endif
2112
2113 /*
2114 * Physical and virtual handlers.
2115 */
2116 RTAvlroGCPhysDoWithAll(&pVM->pgm.s.pTreesR3->PhysHandlers, true, pgmR3RelocatePhysHandler, &offDelta);
2117 RTAvlroGCPtrDoWithAll(&pVM->pgm.s.pTreesR3->VirtHandlers, true, pgmR3RelocateVirtHandler, &offDelta);
2118 RTAvlroGCPtrDoWithAll(&pVM->pgm.s.pTreesR3->HyperVirtHandlers, true, pgmR3RelocateHyperVirtHandler, &offDelta);
2119
2120 /*
2121 * The page pool.
2122 */
2123 pgmR3PoolRelocate(pVM);
2124}
2125
2126
2127/**
2128 * Callback function for relocating a physical access handler.
2129 *
2130 * @returns 0 (continue enum)
2131 * @param pNode Pointer to a PGMPHYSHANDLER node.
2132 * @param pvUser Pointer to the offDelta. This is a pointer to the delta since we're
2133 * not certain the delta will fit in a void pointer for all possible configs.
2134 */
2135static DECLCALLBACK(int) pgmR3RelocatePhysHandler(PAVLROGCPHYSNODECORE pNode, void *pvUser)
2136{
2137 PPGMPHYSHANDLER pHandler = (PPGMPHYSHANDLER)pNode;
2138 RTGCINTPTR offDelta = *(PRTGCINTPTR)pvUser;
2139 if (pHandler->pfnHandlerRC)
2140 pHandler->pfnHandlerRC += offDelta;
2141 if (pHandler->pvUserRC >= 0x10000)
2142 pHandler->pvUserRC += offDelta;
2143 return 0;
2144}
2145
2146
2147/**
2148 * Callback function for relocating a virtual access handler.
2149 *
2150 * @returns 0 (continue enum)
2151 * @param pNode Pointer to a PGMVIRTHANDLER node.
2152 * @param pvUser Pointer to the offDelta. This is a pointer to the delta since we're
2153 * not certain the delta will fit in a void pointer for all possible configs.
2154 */
2155static DECLCALLBACK(int) pgmR3RelocateVirtHandler(PAVLROGCPTRNODECORE pNode, void *pvUser)
2156{
2157 PPGMVIRTHANDLER pHandler = (PPGMVIRTHANDLER)pNode;
2158 RTGCINTPTR offDelta = *(PRTGCINTPTR)pvUser;
2159 Assert( pHandler->enmType == PGMVIRTHANDLERTYPE_ALL
2160 || pHandler->enmType == PGMVIRTHANDLERTYPE_WRITE);
2161 Assert(pHandler->pfnHandlerRC);
2162 pHandler->pfnHandlerRC += offDelta;
2163 return 0;
2164}
2165
2166
2167/**
2168 * Callback function for relocating a virtual access handler for the hypervisor mapping.
2169 *
2170 * @returns 0 (continue enum)
2171 * @param pNode Pointer to a PGMVIRTHANDLER node.
2172 * @param pvUser Pointer to the offDelta. This is a pointer to the delta since we're
2173 * not certain the delta will fit in a void pointer for all possible configs.
2174 */
2175static DECLCALLBACK(int) pgmR3RelocateHyperVirtHandler(PAVLROGCPTRNODECORE pNode, void *pvUser)
2176{
2177 PPGMVIRTHANDLER pHandler = (PPGMVIRTHANDLER)pNode;
2178 RTGCINTPTR offDelta = *(PRTGCINTPTR)pvUser;
2179 Assert(pHandler->enmType == PGMVIRTHANDLERTYPE_HYPERVISOR);
2180 Assert(pHandler->pfnHandlerRC);
2181 pHandler->pfnHandlerRC += offDelta;
2182 return 0;
2183}
2184
2185
2186/**
2187 * Resets a virtual CPU when unplugged.
2188 *
2189 * @param pVM The VM handle.
2190 * @param pVCpu The virtual CPU handle.
2191 */
2192VMMR3DECL(void) PGMR3ResetUnpluggedCpu(PVM pVM, PVMCPU pVCpu)
2193{
2194 int rc = PGM_GST_PFN(Exit, pVCpu)(pVCpu);
2195 AssertRC(rc);
2196
2197 rc = PGMR3ChangeMode(pVM, pVCpu, PGMMODE_REAL);
2198 AssertRC(rc);
2199
2200 STAM_REL_COUNTER_RESET(&pVCpu->pgm.s.cGuestModeChanges);
2201
2202 pgmR3PoolResetUnpluggedCpu(pVM, pVCpu);
2203
2204 /*
2205 * Re-init other members.
2206 */
2207 pVCpu->pgm.s.fA20Enabled = true;
2208
2209 /*
2210 * Clear the FFs PGM owns.
2211 */
2212 VMCPU_FF_CLEAR(pVCpu, VMCPU_FF_PGM_SYNC_CR3);
2213 VMCPU_FF_CLEAR(pVCpu, VMCPU_FF_PGM_SYNC_CR3_NON_GLOBAL);
2214}
2215
2216
2217/**
2218 * The VM is being reset.
2219 *
2220 * For the PGM component this means that any PD write monitors
2221 * needs to be removed.
2222 *
2223 * @param pVM VM handle.
2224 */
2225VMMR3DECL(void) PGMR3Reset(PVM pVM)
2226{
2227 int rc;
2228
2229 LogFlow(("PGMR3Reset:\n"));
2230 VM_ASSERT_EMT(pVM);
2231
2232 pgmLock(pVM);
2233
2234 /*
2235 * Unfix any fixed mappings and disable CR3 monitoring.
2236 */
2237 pVM->pgm.s.fMappingsFixed = false;
2238 pVM->pgm.s.fMappingsFixedRestored = false;
2239 pVM->pgm.s.GCPtrMappingFixed = NIL_RTGCPTR;
2240 pVM->pgm.s.cbMappingFixed = 0;
2241
2242 /*
2243 * Exit the guest paging mode before the pgm pool gets reset.
2244 * Important to clean up the amd64 case.
2245 */
2246 for (VMCPUID i = 0; i < pVM->cCpus; i++)
2247 {
2248 PVMCPU pVCpu = &pVM->aCpus[i];
2249 rc = PGM_GST_PFN(Exit, pVCpu)(pVCpu);
2250 AssertRC(rc);
2251 }
2252
2253#ifdef DEBUG
2254 DBGFR3InfoLog(pVM, "mappings", NULL);
2255 DBGFR3InfoLog(pVM, "handlers", "all nostat");
2256#endif
2257
2258 /*
2259 * Switch mode back to real mode. (before resetting the pgm pool!)
2260 */
2261 for (VMCPUID i = 0; i < pVM->cCpus; i++)
2262 {
2263 PVMCPU pVCpu = &pVM->aCpus[i];
2264
2265 rc = PGMR3ChangeMode(pVM, pVCpu, PGMMODE_REAL);
2266 AssertRC(rc);
2267
2268 STAM_REL_COUNTER_RESET(&pVCpu->pgm.s.cGuestModeChanges);
2269 }
2270
2271 /*
2272 * Reset the shadow page pool.
2273 */
2274 pgmR3PoolReset(pVM);
2275
2276 for (VMCPUID i = 0; i < pVM->cCpus; i++)
2277 {
2278 PVMCPU pVCpu = &pVM->aCpus[i];
2279
2280 /*
2281 * Re-init other members.
2282 */
2283 pVCpu->pgm.s.fA20Enabled = true;
2284
2285 /*
2286 * Clear the FFs PGM owns.
2287 */
2288 VMCPU_FF_CLEAR(pVCpu, VMCPU_FF_PGM_SYNC_CR3);
2289 VMCPU_FF_CLEAR(pVCpu, VMCPU_FF_PGM_SYNC_CR3_NON_GLOBAL);
2290 }
2291
2292 /*
2293 * Reset (zero) RAM pages.
2294 */
2295 rc = pgmR3PhysRamReset(pVM);
2296 if (RT_SUCCESS(rc))
2297 {
2298 /*
2299 * Reset (zero) shadow ROM pages.
2300 */
2301 rc = pgmR3PhysRomReset(pVM);
2302 }
2303
2304 pgmUnlock(pVM);
2305 AssertReleaseRC(rc);
2306}
2307
2308
2309#ifdef VBOX_STRICT
2310/**
2311 * VM state change callback for clearing fNoMorePhysWrites after
2312 * a snapshot has been created.
2313 */
2314static DECLCALLBACK(void) pgmR3ResetNoMorePhysWritesFlag(PVM pVM, VMSTATE enmState, VMSTATE enmOldState, void *pvUser)
2315{
2316 if ( enmState == VMSTATE_RUNNING
2317 || enmState == VMSTATE_RESUMING)
2318 pVM->pgm.s.fNoMorePhysWrites = false;
2319}
2320#endif
2321
2322
2323/**
2324 * Terminates the PGM.
2325 *
2326 * @returns VBox status code.
2327 * @param pVM Pointer to VM structure.
2328 */
2329VMMR3DECL(int) PGMR3Term(PVM pVM)
2330{
2331 PGMDeregisterStringFormatTypes();
2332 return PDMR3CritSectDelete(&pVM->pgm.s.CritSect);
2333}
2334
2335
2336/**
2337 * Terminates the per-VCPU PGM.
2338 *
2339 * Termination means cleaning up and freeing all resources,
2340 * the VM it self is at this point powered off or suspended.
2341 *
2342 * @returns VBox status code.
2343 * @param pVM The VM to operate on.
2344 */
2345VMMR3DECL(int) PGMR3TermCPU(PVM pVM)
2346{
2347 return 0;
2348}
2349
2350
2351/**
2352 * Show paging mode.
2353 *
2354 * @param pVM VM Handle.
2355 * @param pHlp The info helpers.
2356 * @param pszArgs "all" (default), "guest", "shadow" or "host".
2357 */
2358static DECLCALLBACK(void) pgmR3InfoMode(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
2359{
2360 /* digest argument. */
2361 bool fGuest, fShadow, fHost;
2362 if (pszArgs)
2363 pszArgs = RTStrStripL(pszArgs);
2364 if (!pszArgs || !*pszArgs || strstr(pszArgs, "all"))
2365 fShadow = fHost = fGuest = true;
2366 else
2367 {
2368 fShadow = fHost = fGuest = false;
2369 if (strstr(pszArgs, "guest"))
2370 fGuest = true;
2371 if (strstr(pszArgs, "shadow"))
2372 fShadow = true;
2373 if (strstr(pszArgs, "host"))
2374 fHost = true;
2375 }
2376
2377 /** @todo SMP support! */
2378 /* print info. */
2379 if (fGuest)
2380 pHlp->pfnPrintf(pHlp, "Guest paging mode: %s, changed %RU64 times, A20 %s\n",
2381 PGMGetModeName(pVM->aCpus[0].pgm.s.enmGuestMode), pVM->aCpus[0].pgm.s.cGuestModeChanges.c,
2382 pVM->aCpus[0].pgm.s.fA20Enabled ? "enabled" : "disabled");
2383 if (fShadow)
2384 pHlp->pfnPrintf(pHlp, "Shadow paging mode: %s\n", PGMGetModeName(pVM->aCpus[0].pgm.s.enmShadowMode));
2385 if (fHost)
2386 {
2387 const char *psz;
2388 switch (pVM->pgm.s.enmHostMode)
2389 {
2390 case SUPPAGINGMODE_INVALID: psz = "invalid"; break;
2391 case SUPPAGINGMODE_32_BIT: psz = "32-bit"; break;
2392 case SUPPAGINGMODE_32_BIT_GLOBAL: psz = "32-bit+G"; break;
2393 case SUPPAGINGMODE_PAE: psz = "PAE"; break;
2394 case SUPPAGINGMODE_PAE_GLOBAL: psz = "PAE+G"; break;
2395 case SUPPAGINGMODE_PAE_NX: psz = "PAE+NX"; break;
2396 case SUPPAGINGMODE_PAE_GLOBAL_NX: psz = "PAE+G+NX"; break;
2397 case SUPPAGINGMODE_AMD64: psz = "AMD64"; break;
2398 case SUPPAGINGMODE_AMD64_GLOBAL: psz = "AMD64+G"; break;
2399 case SUPPAGINGMODE_AMD64_NX: psz = "AMD64+NX"; break;
2400 case SUPPAGINGMODE_AMD64_GLOBAL_NX: psz = "AMD64+G+NX"; break;
2401 default: psz = "unknown"; break;
2402 }
2403 pHlp->pfnPrintf(pHlp, "Host paging mode: %s\n", psz);
2404 }
2405}
2406
2407
2408/**
2409 * Dump registered MMIO ranges to the log.
2410 *
2411 * @param pVM VM Handle.
2412 * @param pHlp The info helpers.
2413 * @param pszArgs Arguments, ignored.
2414 */
2415static DECLCALLBACK(void) pgmR3PhysInfo(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
2416{
2417 NOREF(pszArgs);
2418 pHlp->pfnPrintf(pHlp,
2419 "RAM ranges (pVM=%p)\n"
2420 "%.*s %.*s\n",
2421 pVM,
2422 sizeof(RTGCPHYS) * 4 + 1, "GC Phys Range ",
2423 sizeof(RTHCPTR) * 2, "pvHC ");
2424
2425 for (PPGMRAMRANGE pCur = pVM->pgm.s.pRamRangesR3; pCur; pCur = pCur->pNextR3)
2426 pHlp->pfnPrintf(pHlp,
2427 "%RGp-%RGp %RHv %s\n",
2428 pCur->GCPhys,
2429 pCur->GCPhysLast,
2430 pCur->pvR3,
2431 pCur->pszDesc);
2432}
2433
2434/**
2435 * Dump the page directory to the log.
2436 *
2437 * @param pVM VM Handle.
2438 * @param pHlp The info helpers.
2439 * @param pszArgs Arguments, ignored.
2440 */
2441static DECLCALLBACK(void) pgmR3InfoCr3(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
2442{
2443 /** @todo SMP support!! */
2444 PVMCPU pVCpu = &pVM->aCpus[0];
2445
2446/** @todo fix this! Convert the PGMR3DumpHierarchyHC functions to do guest stuff. */
2447 /* Big pages supported? */
2448 const bool fPSE = !!(CPUMGetGuestCR4(pVCpu) & X86_CR4_PSE);
2449
2450 /* Global pages supported? */
2451 const bool fPGE = !!(CPUMGetGuestCR4(pVCpu) & X86_CR4_PGE);
2452
2453 NOREF(pszArgs);
2454
2455 /*
2456 * Get page directory addresses.
2457 */
2458 PX86PD pPDSrc = pgmGstGet32bitPDPtr(&pVCpu->pgm.s);
2459 Assert(pPDSrc);
2460 Assert(PGMPhysGCPhys2R3PtrAssert(pVM, (RTGCPHYS)(CPUMGetGuestCR3(pVCpu) & X86_CR3_PAGE_MASK), sizeof(*pPDSrc)) == pPDSrc);
2461
2462 /*
2463 * Iterate the page directory.
2464 */
2465 for (unsigned iPD = 0; iPD < RT_ELEMENTS(pPDSrc->a); iPD++)
2466 {
2467 X86PDE PdeSrc = pPDSrc->a[iPD];
2468 if (PdeSrc.n.u1Present)
2469 {
2470 if (PdeSrc.b.u1Size && fPSE)
2471 pHlp->pfnPrintf(pHlp,
2472 "%04X - %RGp P=%d U=%d RW=%d G=%d - BIG\n",
2473 iPD,
2474 pgmGstGet4MBPhysPage(&pVM->pgm.s, PdeSrc),
2475 PdeSrc.b.u1Present, PdeSrc.b.u1User, PdeSrc.b.u1Write, PdeSrc.b.u1Global && fPGE);
2476 else
2477 pHlp->pfnPrintf(pHlp,
2478 "%04X - %RGp P=%d U=%d RW=%d [G=%d]\n",
2479 iPD,
2480 (RTGCPHYS)(PdeSrc.u & X86_PDE_PG_MASK),
2481 PdeSrc.n.u1Present, PdeSrc.n.u1User, PdeSrc.n.u1Write, PdeSrc.b.u1Global && fPGE);
2482 }
2483 }
2484}
2485
2486
2487/**
2488 * Service a VMMCALLRING3_PGM_LOCK call.
2489 *
2490 * @returns VBox status code.
2491 * @param pVM The VM handle.
2492 */
2493VMMR3DECL(int) PGMR3LockCall(PVM pVM)
2494{
2495 int rc = PDMR3CritSectEnterEx(&pVM->pgm.s.CritSect, true /* fHostCall */);
2496 AssertRC(rc);
2497 return rc;
2498}
2499
2500
2501/**
2502 * Converts a PGMMODE value to a PGM_TYPE_* \#define.
2503 *
2504 * @returns PGM_TYPE_*.
2505 * @param pgmMode The mode value to convert.
2506 */
2507DECLINLINE(unsigned) pgmModeToType(PGMMODE pgmMode)
2508{
2509 switch (pgmMode)
2510 {
2511 case PGMMODE_REAL: return PGM_TYPE_REAL;
2512 case PGMMODE_PROTECTED: return PGM_TYPE_PROT;
2513 case PGMMODE_32_BIT: return PGM_TYPE_32BIT;
2514 case PGMMODE_PAE:
2515 case PGMMODE_PAE_NX: return PGM_TYPE_PAE;
2516 case PGMMODE_AMD64:
2517 case PGMMODE_AMD64_NX: return PGM_TYPE_AMD64;
2518 case PGMMODE_NESTED: return PGM_TYPE_NESTED;
2519 case PGMMODE_EPT: return PGM_TYPE_EPT;
2520 default:
2521 AssertFatalMsgFailed(("pgmMode=%d\n", pgmMode));
2522 }
2523}
2524
2525
2526/**
2527 * Gets the index into the paging mode data array of a SHW+GST mode.
2528 *
2529 * @returns PGM::paPagingData index.
2530 * @param uShwType The shadow paging mode type.
2531 * @param uGstType The guest paging mode type.
2532 */
2533DECLINLINE(unsigned) pgmModeDataIndex(unsigned uShwType, unsigned uGstType)
2534{
2535 Assert(uShwType >= PGM_TYPE_32BIT && uShwType <= PGM_TYPE_MAX);
2536 Assert(uGstType >= PGM_TYPE_REAL && uGstType <= PGM_TYPE_AMD64);
2537 return (uShwType - PGM_TYPE_32BIT) * (PGM_TYPE_AMD64 - PGM_TYPE_REAL + 1)
2538 + (uGstType - PGM_TYPE_REAL);
2539}
2540
2541
2542/**
2543 * Gets the index into the paging mode data array of a SHW+GST mode.
2544 *
2545 * @returns PGM::paPagingData index.
2546 * @param enmShw The shadow paging mode.
2547 * @param enmGst The guest paging mode.
2548 */
2549DECLINLINE(unsigned) pgmModeDataIndexByMode(PGMMODE enmShw, PGMMODE enmGst)
2550{
2551 Assert(enmShw >= PGMMODE_32_BIT && enmShw <= PGMMODE_MAX);
2552 Assert(enmGst > PGMMODE_INVALID && enmGst < PGMMODE_MAX);
2553 return pgmModeDataIndex(pgmModeToType(enmShw), pgmModeToType(enmGst));
2554}
2555
2556
2557/**
2558 * Calculates the max data index.
2559 * @returns The number of entries in the paging data array.
2560 */
2561DECLINLINE(unsigned) pgmModeDataMaxIndex(void)
2562{
2563 return pgmModeDataIndex(PGM_TYPE_MAX, PGM_TYPE_AMD64) + 1;
2564}
2565
2566
2567/**
2568 * Initializes the paging mode data kept in PGM::paModeData.
2569 *
2570 * @param pVM The VM handle.
2571 * @param fResolveGCAndR0 Indicate whether or not GC and Ring-0 symbols can be resolved now.
2572 * This is used early in the init process to avoid trouble with PDM
2573 * not being initialized yet.
2574 */
2575static int pgmR3ModeDataInit(PVM pVM, bool fResolveGCAndR0)
2576{
2577 PPGMMODEDATA pModeData;
2578 int rc;
2579
2580 /*
2581 * Allocate the array on the first call.
2582 */
2583 if (!pVM->pgm.s.paModeData)
2584 {
2585 pVM->pgm.s.paModeData = (PPGMMODEDATA)MMR3HeapAllocZ(pVM, MM_TAG_PGM, sizeof(PGMMODEDATA) * pgmModeDataMaxIndex());
2586 AssertReturn(pVM->pgm.s.paModeData, VERR_NO_MEMORY);
2587 }
2588
2589 /*
2590 * Initialize the array entries.
2591 */
2592 pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_32BIT, PGM_TYPE_REAL)];
2593 pModeData->uShwType = PGM_TYPE_32BIT;
2594 pModeData->uGstType = PGM_TYPE_REAL;
2595 rc = PGM_SHW_NAME_32BIT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2596 rc = PGM_GST_NAME_REAL(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2597 rc = PGM_BTH_NAME_32BIT_REAL(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2598
2599 pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_32BIT, PGMMODE_PROTECTED)];
2600 pModeData->uShwType = PGM_TYPE_32BIT;
2601 pModeData->uGstType = PGM_TYPE_PROT;
2602 rc = PGM_SHW_NAME_32BIT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2603 rc = PGM_GST_NAME_PROT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2604 rc = PGM_BTH_NAME_32BIT_PROT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2605
2606 pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_32BIT, PGM_TYPE_32BIT)];
2607 pModeData->uShwType = PGM_TYPE_32BIT;
2608 pModeData->uGstType = PGM_TYPE_32BIT;
2609 rc = PGM_SHW_NAME_32BIT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2610 rc = PGM_GST_NAME_32BIT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2611 rc = PGM_BTH_NAME_32BIT_32BIT(InitData)(pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2612
2613 pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_PAE, PGM_TYPE_REAL)];
2614 pModeData->uShwType = PGM_TYPE_PAE;
2615 pModeData->uGstType = PGM_TYPE_REAL;
2616 rc = PGM_SHW_NAME_PAE(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2617 rc = PGM_GST_NAME_REAL(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2618 rc = PGM_BTH_NAME_PAE_REAL(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2619
2620 pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_PAE, PGM_TYPE_PROT)];
2621 pModeData->uShwType = PGM_TYPE_PAE;
2622 pModeData->uGstType = PGM_TYPE_PROT;
2623 rc = PGM_SHW_NAME_PAE(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2624 rc = PGM_GST_NAME_PROT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2625 rc = PGM_BTH_NAME_PAE_PROT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2626
2627 pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_PAE, PGM_TYPE_32BIT)];
2628 pModeData->uShwType = PGM_TYPE_PAE;
2629 pModeData->uGstType = PGM_TYPE_32BIT;
2630 rc = PGM_SHW_NAME_PAE(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2631 rc = PGM_GST_NAME_32BIT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2632 rc = PGM_BTH_NAME_PAE_32BIT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2633
2634 pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_PAE, PGM_TYPE_PAE)];
2635 pModeData->uShwType = PGM_TYPE_PAE;
2636 pModeData->uGstType = PGM_TYPE_PAE;
2637 rc = PGM_SHW_NAME_PAE(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2638 rc = PGM_GST_NAME_PAE(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2639 rc = PGM_BTH_NAME_PAE_PAE(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2640
2641#ifdef VBOX_WITH_64_BITS_GUESTS
2642 pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_AMD64, PGM_TYPE_AMD64)];
2643 pModeData->uShwType = PGM_TYPE_AMD64;
2644 pModeData->uGstType = PGM_TYPE_AMD64;
2645 rc = PGM_SHW_NAME_AMD64(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2646 rc = PGM_GST_NAME_AMD64(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2647 rc = PGM_BTH_NAME_AMD64_AMD64(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2648#endif
2649
2650 /* The nested paging mode. */
2651 pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_NESTED, PGM_TYPE_REAL)];
2652 pModeData->uShwType = PGM_TYPE_NESTED;
2653 pModeData->uGstType = PGM_TYPE_REAL;
2654 rc = PGM_GST_NAME_REAL(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2655 rc = PGM_BTH_NAME_NESTED_REAL(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2656
2657 pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_NESTED, PGMMODE_PROTECTED)];
2658 pModeData->uShwType = PGM_TYPE_NESTED;
2659 pModeData->uGstType = PGM_TYPE_PROT;
2660 rc = PGM_GST_NAME_PROT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2661 rc = PGM_BTH_NAME_NESTED_PROT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2662
2663 pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_NESTED, PGM_TYPE_32BIT)];
2664 pModeData->uShwType = PGM_TYPE_NESTED;
2665 pModeData->uGstType = PGM_TYPE_32BIT;
2666 rc = PGM_GST_NAME_32BIT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2667 rc = PGM_BTH_NAME_NESTED_32BIT(InitData)(pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2668
2669 pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_NESTED, PGM_TYPE_PAE)];
2670 pModeData->uShwType = PGM_TYPE_NESTED;
2671 pModeData->uGstType = PGM_TYPE_PAE;
2672 rc = PGM_GST_NAME_PAE(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2673 rc = PGM_BTH_NAME_NESTED_PAE(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2674
2675#ifdef VBOX_WITH_64_BITS_GUESTS
2676 pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_NESTED, PGM_TYPE_AMD64)];
2677 pModeData->uShwType = PGM_TYPE_NESTED;
2678 pModeData->uGstType = PGM_TYPE_AMD64;
2679 rc = PGM_GST_NAME_AMD64(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2680 rc = PGM_BTH_NAME_NESTED_AMD64(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2681#endif
2682
2683 /* The shadow part of the nested callback mode depends on the host paging mode (AMD-V only). */
2684 switch (pVM->pgm.s.enmHostMode)
2685 {
2686#if HC_ARCH_BITS == 32
2687 case SUPPAGINGMODE_32_BIT:
2688 case SUPPAGINGMODE_32_BIT_GLOBAL:
2689 for (unsigned i = PGM_TYPE_REAL; i <= PGM_TYPE_PAE; i++)
2690 {
2691 pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_NESTED, i)];
2692 rc = PGM_SHW_NAME_32BIT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2693 }
2694# ifdef VBOX_WITH_64_BITS_GUESTS
2695 pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_NESTED, PGM_TYPE_AMD64)];
2696 rc = PGM_SHW_NAME_AMD64(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2697# endif
2698 break;
2699
2700 case SUPPAGINGMODE_PAE:
2701 case SUPPAGINGMODE_PAE_NX:
2702 case SUPPAGINGMODE_PAE_GLOBAL:
2703 case SUPPAGINGMODE_PAE_GLOBAL_NX:
2704 for (unsigned i = PGM_TYPE_REAL; i <= PGM_TYPE_PAE; i++)
2705 {
2706 pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_NESTED, i)];
2707 rc = PGM_SHW_NAME_PAE(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2708 }
2709# ifdef VBOX_WITH_64_BITS_GUESTS
2710 pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_NESTED, PGM_TYPE_AMD64)];
2711 rc = PGM_SHW_NAME_AMD64(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2712# endif
2713 break;
2714#endif /* HC_ARCH_BITS == 32 */
2715
2716#if HC_ARCH_BITS == 64 || defined(RT_OS_DARWIN)
2717 case SUPPAGINGMODE_AMD64:
2718 case SUPPAGINGMODE_AMD64_GLOBAL:
2719 case SUPPAGINGMODE_AMD64_NX:
2720 case SUPPAGINGMODE_AMD64_GLOBAL_NX:
2721# ifdef VBOX_WITH_64_BITS_GUESTS
2722 for (unsigned i = PGM_TYPE_REAL; i <= PGM_TYPE_AMD64; i++)
2723# else
2724 for (unsigned i = PGM_TYPE_REAL; i <= PGM_TYPE_PAE; i++)
2725# endif
2726 {
2727 pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_NESTED, i)];
2728 rc = PGM_SHW_NAME_AMD64(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2729 }
2730 break;
2731#endif /* HC_ARCH_BITS == 64 || RT_OS_DARWIN */
2732
2733 default:
2734 AssertFailed();
2735 break;
2736 }
2737
2738 /* Extended paging (EPT) / Intel VT-x */
2739 pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_EPT, PGM_TYPE_REAL)];
2740 pModeData->uShwType = PGM_TYPE_EPT;
2741 pModeData->uGstType = PGM_TYPE_REAL;
2742 rc = PGM_SHW_NAME_EPT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2743 rc = PGM_GST_NAME_REAL(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2744 rc = PGM_BTH_NAME_EPT_REAL(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2745
2746 pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_EPT, PGM_TYPE_PROT)];
2747 pModeData->uShwType = PGM_TYPE_EPT;
2748 pModeData->uGstType = PGM_TYPE_PROT;
2749 rc = PGM_SHW_NAME_EPT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2750 rc = PGM_GST_NAME_PROT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2751 rc = PGM_BTH_NAME_EPT_PROT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2752
2753 pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_EPT, PGM_TYPE_32BIT)];
2754 pModeData->uShwType = PGM_TYPE_EPT;
2755 pModeData->uGstType = PGM_TYPE_32BIT;
2756 rc = PGM_SHW_NAME_EPT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2757 rc = PGM_GST_NAME_32BIT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2758 rc = PGM_BTH_NAME_EPT_32BIT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2759
2760 pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_EPT, PGM_TYPE_PAE)];
2761 pModeData->uShwType = PGM_TYPE_EPT;
2762 pModeData->uGstType = PGM_TYPE_PAE;
2763 rc = PGM_SHW_NAME_EPT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2764 rc = PGM_GST_NAME_PAE(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2765 rc = PGM_BTH_NAME_EPT_PAE(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2766
2767#ifdef VBOX_WITH_64_BITS_GUESTS
2768 pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_EPT, PGM_TYPE_AMD64)];
2769 pModeData->uShwType = PGM_TYPE_EPT;
2770 pModeData->uGstType = PGM_TYPE_AMD64;
2771 rc = PGM_SHW_NAME_EPT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2772 rc = PGM_GST_NAME_AMD64(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2773 rc = PGM_BTH_NAME_EPT_AMD64(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2774#endif
2775 return VINF_SUCCESS;
2776}
2777
2778
2779/**
2780 * Switch to different (or relocated in the relocate case) mode data.
2781 *
2782 * @param pVM The VM handle.
2783 * @param pVCpu The VMCPU to operate on.
2784 * @param enmShw The the shadow paging mode.
2785 * @param enmGst The the guest paging mode.
2786 */
2787static void pgmR3ModeDataSwitch(PVM pVM, PVMCPU pVCpu, PGMMODE enmShw, PGMMODE enmGst)
2788{
2789 PPGMMODEDATA pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndexByMode(enmShw, enmGst)];
2790
2791 Assert(pModeData->uGstType == pgmModeToType(enmGst));
2792 Assert(pModeData->uShwType == pgmModeToType(enmShw));
2793
2794 /* shadow */
2795 pVCpu->pgm.s.pfnR3ShwRelocate = pModeData->pfnR3ShwRelocate;
2796 pVCpu->pgm.s.pfnR3ShwExit = pModeData->pfnR3ShwExit;
2797 pVCpu->pgm.s.pfnR3ShwGetPage = pModeData->pfnR3ShwGetPage;
2798 Assert(pVCpu->pgm.s.pfnR3ShwGetPage);
2799 pVCpu->pgm.s.pfnR3ShwModifyPage = pModeData->pfnR3ShwModifyPage;
2800
2801 pVCpu->pgm.s.pfnRCShwGetPage = pModeData->pfnRCShwGetPage;
2802 pVCpu->pgm.s.pfnRCShwModifyPage = pModeData->pfnRCShwModifyPage;
2803
2804 pVCpu->pgm.s.pfnR0ShwGetPage = pModeData->pfnR0ShwGetPage;
2805 pVCpu->pgm.s.pfnR0ShwModifyPage = pModeData->pfnR0ShwModifyPage;
2806
2807
2808 /* guest */
2809 pVCpu->pgm.s.pfnR3GstRelocate = pModeData->pfnR3GstRelocate;
2810 pVCpu->pgm.s.pfnR3GstExit = pModeData->pfnR3GstExit;
2811 pVCpu->pgm.s.pfnR3GstGetPage = pModeData->pfnR3GstGetPage;
2812 Assert(pVCpu->pgm.s.pfnR3GstGetPage);
2813 pVCpu->pgm.s.pfnR3GstModifyPage = pModeData->pfnR3GstModifyPage;
2814 pVCpu->pgm.s.pfnR3GstGetPDE = pModeData->pfnR3GstGetPDE;
2815 pVCpu->pgm.s.pfnRCGstGetPage = pModeData->pfnRCGstGetPage;
2816 pVCpu->pgm.s.pfnRCGstModifyPage = pModeData->pfnRCGstModifyPage;
2817 pVCpu->pgm.s.pfnRCGstGetPDE = pModeData->pfnRCGstGetPDE;
2818 pVCpu->pgm.s.pfnR0GstGetPage = pModeData->pfnR0GstGetPage;
2819 pVCpu->pgm.s.pfnR0GstModifyPage = pModeData->pfnR0GstModifyPage;
2820 pVCpu->pgm.s.pfnR0GstGetPDE = pModeData->pfnR0GstGetPDE;
2821
2822 /* both */
2823 pVCpu->pgm.s.pfnR3BthRelocate = pModeData->pfnR3BthRelocate;
2824 pVCpu->pgm.s.pfnR3BthInvalidatePage = pModeData->pfnR3BthInvalidatePage;
2825 pVCpu->pgm.s.pfnR3BthSyncCR3 = pModeData->pfnR3BthSyncCR3;
2826 Assert(pVCpu->pgm.s.pfnR3BthSyncCR3);
2827 pVCpu->pgm.s.pfnR3BthSyncPage = pModeData->pfnR3BthSyncPage;
2828 pVCpu->pgm.s.pfnR3BthPrefetchPage = pModeData->pfnR3BthPrefetchPage;
2829 pVCpu->pgm.s.pfnR3BthVerifyAccessSyncPage = pModeData->pfnR3BthVerifyAccessSyncPage;
2830#ifdef VBOX_STRICT
2831 pVCpu->pgm.s.pfnR3BthAssertCR3 = pModeData->pfnR3BthAssertCR3;
2832#endif
2833 pVCpu->pgm.s.pfnR3BthMapCR3 = pModeData->pfnR3BthMapCR3;
2834 pVCpu->pgm.s.pfnR3BthUnmapCR3 = pModeData->pfnR3BthUnmapCR3;
2835
2836 pVCpu->pgm.s.pfnRCBthTrap0eHandler = pModeData->pfnRCBthTrap0eHandler;
2837 pVCpu->pgm.s.pfnRCBthInvalidatePage = pModeData->pfnRCBthInvalidatePage;
2838 pVCpu->pgm.s.pfnRCBthSyncCR3 = pModeData->pfnRCBthSyncCR3;
2839 pVCpu->pgm.s.pfnRCBthSyncPage = pModeData->pfnRCBthSyncPage;
2840 pVCpu->pgm.s.pfnRCBthPrefetchPage = pModeData->pfnRCBthPrefetchPage;
2841 pVCpu->pgm.s.pfnRCBthVerifyAccessSyncPage = pModeData->pfnRCBthVerifyAccessSyncPage;
2842#ifdef VBOX_STRICT
2843 pVCpu->pgm.s.pfnRCBthAssertCR3 = pModeData->pfnRCBthAssertCR3;
2844#endif
2845 pVCpu->pgm.s.pfnRCBthMapCR3 = pModeData->pfnRCBthMapCR3;
2846 pVCpu->pgm.s.pfnRCBthUnmapCR3 = pModeData->pfnRCBthUnmapCR3;
2847
2848 pVCpu->pgm.s.pfnR0BthTrap0eHandler = pModeData->pfnR0BthTrap0eHandler;
2849 pVCpu->pgm.s.pfnR0BthInvalidatePage = pModeData->pfnR0BthInvalidatePage;
2850 pVCpu->pgm.s.pfnR0BthSyncCR3 = pModeData->pfnR0BthSyncCR3;
2851 pVCpu->pgm.s.pfnR0BthSyncPage = pModeData->pfnR0BthSyncPage;
2852 pVCpu->pgm.s.pfnR0BthPrefetchPage = pModeData->pfnR0BthPrefetchPage;
2853 pVCpu->pgm.s.pfnR0BthVerifyAccessSyncPage = pModeData->pfnR0BthVerifyAccessSyncPage;
2854#ifdef VBOX_STRICT
2855 pVCpu->pgm.s.pfnR0BthAssertCR3 = pModeData->pfnR0BthAssertCR3;
2856#endif
2857 pVCpu->pgm.s.pfnR0BthMapCR3 = pModeData->pfnR0BthMapCR3;
2858 pVCpu->pgm.s.pfnR0BthUnmapCR3 = pModeData->pfnR0BthUnmapCR3;
2859}
2860
2861
2862/**
2863 * Calculates the shadow paging mode.
2864 *
2865 * @returns The shadow paging mode.
2866 * @param pVM VM handle.
2867 * @param enmGuestMode The guest mode.
2868 * @param enmHostMode The host mode.
2869 * @param enmShadowMode The current shadow mode.
2870 * @param penmSwitcher Where to store the switcher to use.
2871 * VMMSWITCHER_INVALID means no change.
2872 */
2873static PGMMODE pgmR3CalcShadowMode(PVM pVM, PGMMODE enmGuestMode, SUPPAGINGMODE enmHostMode, PGMMODE enmShadowMode, VMMSWITCHER *penmSwitcher)
2874{
2875 VMMSWITCHER enmSwitcher = VMMSWITCHER_INVALID;
2876 switch (enmGuestMode)
2877 {
2878 /*
2879 * When switching to real or protected mode we don't change
2880 * anything since it's likely that we'll switch back pretty soon.
2881 *
2882 * During pgmR3InitPaging we'll end up here with PGMMODE_INVALID
2883 * and is supposed to determine which shadow paging and switcher to
2884 * use during init.
2885 */
2886 case PGMMODE_REAL:
2887 case PGMMODE_PROTECTED:
2888 if ( enmShadowMode != PGMMODE_INVALID
2889 && !HWACCMIsEnabled(pVM) /* always switch in hwaccm mode! */)
2890 break; /* (no change) */
2891
2892 switch (enmHostMode)
2893 {
2894 case SUPPAGINGMODE_32_BIT:
2895 case SUPPAGINGMODE_32_BIT_GLOBAL:
2896 enmShadowMode = PGMMODE_32_BIT;
2897 enmSwitcher = VMMSWITCHER_32_TO_32;
2898 break;
2899
2900 case SUPPAGINGMODE_PAE:
2901 case SUPPAGINGMODE_PAE_NX:
2902 case SUPPAGINGMODE_PAE_GLOBAL:
2903 case SUPPAGINGMODE_PAE_GLOBAL_NX:
2904 enmShadowMode = PGMMODE_PAE;
2905 enmSwitcher = VMMSWITCHER_PAE_TO_PAE;
2906#ifdef DEBUG_bird
2907 if (RTEnvExist("VBOX_32BIT"))
2908 {
2909 enmShadowMode = PGMMODE_32_BIT;
2910 enmSwitcher = VMMSWITCHER_PAE_TO_32;
2911 }
2912#endif
2913 break;
2914
2915 case SUPPAGINGMODE_AMD64:
2916 case SUPPAGINGMODE_AMD64_GLOBAL:
2917 case SUPPAGINGMODE_AMD64_NX:
2918 case SUPPAGINGMODE_AMD64_GLOBAL_NX:
2919 enmShadowMode = PGMMODE_PAE;
2920 enmSwitcher = VMMSWITCHER_AMD64_TO_PAE;
2921#ifdef DEBUG_bird
2922 if (RTEnvExist("VBOX_32BIT"))
2923 {
2924 enmShadowMode = PGMMODE_32_BIT;
2925 enmSwitcher = VMMSWITCHER_AMD64_TO_32;
2926 }
2927#endif
2928 break;
2929
2930 default: AssertMsgFailed(("enmHostMode=%d\n", enmHostMode)); break;
2931 }
2932 break;
2933
2934 case PGMMODE_32_BIT:
2935 switch (enmHostMode)
2936 {
2937 case SUPPAGINGMODE_32_BIT:
2938 case SUPPAGINGMODE_32_BIT_GLOBAL:
2939 enmShadowMode = PGMMODE_32_BIT;
2940 enmSwitcher = VMMSWITCHER_32_TO_32;
2941 break;
2942
2943 case SUPPAGINGMODE_PAE:
2944 case SUPPAGINGMODE_PAE_NX:
2945 case SUPPAGINGMODE_PAE_GLOBAL:
2946 case SUPPAGINGMODE_PAE_GLOBAL_NX:
2947 enmShadowMode = PGMMODE_PAE;
2948 enmSwitcher = VMMSWITCHER_PAE_TO_PAE;
2949#ifdef DEBUG_bird
2950 if (RTEnvExist("VBOX_32BIT"))
2951 {
2952 enmShadowMode = PGMMODE_32_BIT;
2953 enmSwitcher = VMMSWITCHER_PAE_TO_32;
2954 }
2955#endif
2956 break;
2957
2958 case SUPPAGINGMODE_AMD64:
2959 case SUPPAGINGMODE_AMD64_GLOBAL:
2960 case SUPPAGINGMODE_AMD64_NX:
2961 case SUPPAGINGMODE_AMD64_GLOBAL_NX:
2962 enmShadowMode = PGMMODE_PAE;
2963 enmSwitcher = VMMSWITCHER_AMD64_TO_PAE;
2964#ifdef DEBUG_bird
2965 if (RTEnvExist("VBOX_32BIT"))
2966 {
2967 enmShadowMode = PGMMODE_32_BIT;
2968 enmSwitcher = VMMSWITCHER_AMD64_TO_32;
2969 }
2970#endif
2971 break;
2972
2973 default: AssertMsgFailed(("enmHostMode=%d\n", enmHostMode)); break;
2974 }
2975 break;
2976
2977 case PGMMODE_PAE:
2978 case PGMMODE_PAE_NX: /** @todo This might require more switchers and guest+both modes. */
2979 switch (enmHostMode)
2980 {
2981 case SUPPAGINGMODE_32_BIT:
2982 case SUPPAGINGMODE_32_BIT_GLOBAL:
2983 enmShadowMode = PGMMODE_PAE;
2984 enmSwitcher = VMMSWITCHER_32_TO_PAE;
2985 break;
2986
2987 case SUPPAGINGMODE_PAE:
2988 case SUPPAGINGMODE_PAE_NX:
2989 case SUPPAGINGMODE_PAE_GLOBAL:
2990 case SUPPAGINGMODE_PAE_GLOBAL_NX:
2991 enmShadowMode = PGMMODE_PAE;
2992 enmSwitcher = VMMSWITCHER_PAE_TO_PAE;
2993 break;
2994
2995 case SUPPAGINGMODE_AMD64:
2996 case SUPPAGINGMODE_AMD64_GLOBAL:
2997 case SUPPAGINGMODE_AMD64_NX:
2998 case SUPPAGINGMODE_AMD64_GLOBAL_NX:
2999 enmShadowMode = PGMMODE_PAE;
3000 enmSwitcher = VMMSWITCHER_AMD64_TO_PAE;
3001 break;
3002
3003 default: AssertMsgFailed(("enmHostMode=%d\n", enmHostMode)); break;
3004 }
3005 break;
3006
3007 case PGMMODE_AMD64:
3008 case PGMMODE_AMD64_NX:
3009 switch (enmHostMode)
3010 {
3011 case SUPPAGINGMODE_32_BIT:
3012 case SUPPAGINGMODE_32_BIT_GLOBAL:
3013 enmShadowMode = PGMMODE_AMD64;
3014 enmSwitcher = VMMSWITCHER_32_TO_AMD64;
3015 break;
3016
3017 case SUPPAGINGMODE_PAE:
3018 case SUPPAGINGMODE_PAE_NX:
3019 case SUPPAGINGMODE_PAE_GLOBAL:
3020 case SUPPAGINGMODE_PAE_GLOBAL_NX:
3021 enmShadowMode = PGMMODE_AMD64;
3022 enmSwitcher = VMMSWITCHER_PAE_TO_AMD64;
3023 break;
3024
3025 case SUPPAGINGMODE_AMD64:
3026 case SUPPAGINGMODE_AMD64_GLOBAL:
3027 case SUPPAGINGMODE_AMD64_NX:
3028 case SUPPAGINGMODE_AMD64_GLOBAL_NX:
3029 enmShadowMode = PGMMODE_AMD64;
3030 enmSwitcher = VMMSWITCHER_AMD64_TO_AMD64;
3031 break;
3032
3033 default: AssertMsgFailed(("enmHostMode=%d\n", enmHostMode)); break;
3034 }
3035 break;
3036
3037
3038 default:
3039 AssertReleaseMsgFailed(("enmGuestMode=%d\n", enmGuestMode));
3040 *penmSwitcher = VMMSWITCHER_INVALID;
3041 return PGMMODE_INVALID;
3042 }
3043 /* Override the shadow mode is nested paging is active. */
3044 if (HWACCMIsNestedPagingActive(pVM))
3045 enmShadowMode = HWACCMGetShwPagingMode(pVM);
3046
3047 *penmSwitcher = enmSwitcher;
3048 return enmShadowMode;
3049}
3050
3051
3052/**
3053 * Performs the actual mode change.
3054 * This is called by PGMChangeMode and pgmR3InitPaging().
3055 *
3056 * @returns VBox status code. May suspend or power off the VM on error, but this
3057 * will trigger using FFs and not status codes.
3058 *
3059 * @param pVM VM handle.
3060 * @param pVCpu The VMCPU to operate on.
3061 * @param enmGuestMode The new guest mode. This is assumed to be different from
3062 * the current mode.
3063 */
3064VMMR3DECL(int) PGMR3ChangeMode(PVM pVM, PVMCPU pVCpu, PGMMODE enmGuestMode)
3065{
3066 bool fIsOldGuestPagingMode64Bits = (pVCpu->pgm.s.enmGuestMode >= PGMMODE_AMD64);
3067 bool fIsNewGuestPagingMode64Bits = (enmGuestMode >= PGMMODE_AMD64);
3068
3069 Log(("PGMR3ChangeMode: Guest mode: %s -> %s\n", PGMGetModeName(pVCpu->pgm.s.enmGuestMode), PGMGetModeName(enmGuestMode)));
3070 STAM_REL_COUNTER_INC(&pVCpu->pgm.s.cGuestModeChanges);
3071
3072 /*
3073 * Calc the shadow mode and switcher.
3074 */
3075 VMMSWITCHER enmSwitcher;
3076 PGMMODE enmShadowMode = pgmR3CalcShadowMode(pVM, enmGuestMode, pVM->pgm.s.enmHostMode, pVCpu->pgm.s.enmShadowMode, &enmSwitcher);
3077
3078#ifdef VBOX_WITH_RAW_MODE
3079 if (enmSwitcher != VMMSWITCHER_INVALID)
3080 {
3081 /*
3082 * Select new switcher.
3083 */
3084 int rc = VMMR3SelectSwitcher(pVM, enmSwitcher);
3085 if (RT_FAILURE(rc))
3086 {
3087 AssertReleaseMsgFailed(("VMMR3SelectSwitcher(%d) -> %Rrc\n", enmSwitcher, rc));
3088 return rc;
3089 }
3090 }
3091#endif
3092
3093 /*
3094 * Exit old mode(s).
3095 */
3096#if HC_ARCH_BITS == 32
3097 /* The nested shadow paging mode for AMD-V does change when running 64 bits guests on 32 bits hosts; typically PAE <-> AMD64 */
3098 const bool fForceShwEnterExit = ( fIsOldGuestPagingMode64Bits != fIsNewGuestPagingMode64Bits
3099 && enmShadowMode == PGMMODE_NESTED);
3100#else
3101 const bool fForceShwEnterExit = false;
3102#endif
3103 /* shadow */
3104 if ( enmShadowMode != pVCpu->pgm.s.enmShadowMode
3105 || fForceShwEnterExit)
3106 {
3107 LogFlow(("PGMR3ChangeMode: Shadow mode: %s -> %s\n", PGMGetModeName(pVCpu->pgm.s.enmShadowMode), PGMGetModeName(enmShadowMode)));
3108 if (PGM_SHW_PFN(Exit, pVCpu))
3109 {
3110 int rc = PGM_SHW_PFN(Exit, pVCpu)(pVCpu);
3111 if (RT_FAILURE(rc))
3112 {
3113 AssertMsgFailed(("Exit failed for shadow mode %d: %Rrc\n", pVCpu->pgm.s.enmShadowMode, rc));
3114 return rc;
3115 }
3116 }
3117
3118 }
3119 else
3120 LogFlow(("PGMR3ChangeMode: Shadow mode remains: %s\n", PGMGetModeName(pVCpu->pgm.s.enmShadowMode)));
3121
3122 /* guest */
3123 if (PGM_GST_PFN(Exit, pVCpu))
3124 {
3125 int rc = PGM_GST_PFN(Exit, pVCpu)(pVCpu);
3126 if (RT_FAILURE(rc))
3127 {
3128 AssertMsgFailed(("Exit failed for guest mode %d: %Rrc\n", pVCpu->pgm.s.enmGuestMode, rc));
3129 return rc;
3130 }
3131 }
3132
3133 /*
3134 * Load new paging mode data.
3135 */
3136 pgmR3ModeDataSwitch(pVM, pVCpu, enmShadowMode, enmGuestMode);
3137
3138 /*
3139 * Enter new shadow mode (if changed).
3140 */
3141 if ( enmShadowMode != pVCpu->pgm.s.enmShadowMode
3142 || fForceShwEnterExit)
3143 {
3144 int rc;
3145 pVCpu->pgm.s.enmShadowMode = enmShadowMode;
3146 switch (enmShadowMode)
3147 {
3148 case PGMMODE_32_BIT:
3149 rc = PGM_SHW_NAME_32BIT(Enter)(pVCpu, false);
3150 break;
3151 case PGMMODE_PAE:
3152 case PGMMODE_PAE_NX:
3153 rc = PGM_SHW_NAME_PAE(Enter)(pVCpu, false);
3154 break;
3155 case PGMMODE_AMD64:
3156 case PGMMODE_AMD64_NX:
3157 rc = PGM_SHW_NAME_AMD64(Enter)(pVCpu, fIsNewGuestPagingMode64Bits);
3158 break;
3159 case PGMMODE_NESTED:
3160 rc = PGM_SHW_NAME_NESTED(Enter)(pVCpu, fIsNewGuestPagingMode64Bits);
3161 break;
3162 case PGMMODE_EPT:
3163 rc = PGM_SHW_NAME_EPT(Enter)(pVCpu, fIsNewGuestPagingMode64Bits);
3164 break;
3165 case PGMMODE_REAL:
3166 case PGMMODE_PROTECTED:
3167 default:
3168 AssertReleaseMsgFailed(("enmShadowMode=%d\n", enmShadowMode));
3169 return VERR_INTERNAL_ERROR;
3170 }
3171 if (RT_FAILURE(rc))
3172 {
3173 AssertReleaseMsgFailed(("Entering enmShadowMode=%d failed: %Rrc\n", enmShadowMode, rc));
3174 pVCpu->pgm.s.enmShadowMode = PGMMODE_INVALID;
3175 return rc;
3176 }
3177 }
3178
3179 /*
3180 * Always flag the necessary updates
3181 */
3182 VMCPU_FF_SET(pVCpu, VMCPU_FF_PGM_SYNC_CR3);
3183
3184 /*
3185 * Enter the new guest and shadow+guest modes.
3186 */
3187 int rc = -1;
3188 int rc2 = -1;
3189 RTGCPHYS GCPhysCR3 = NIL_RTGCPHYS;
3190 pVCpu->pgm.s.enmGuestMode = enmGuestMode;
3191 switch (enmGuestMode)
3192 {
3193 case PGMMODE_REAL:
3194 rc = PGM_GST_NAME_REAL(Enter)(pVCpu, NIL_RTGCPHYS);
3195 switch (pVCpu->pgm.s.enmShadowMode)
3196 {
3197 case PGMMODE_32_BIT:
3198 rc2 = PGM_BTH_NAME_32BIT_REAL(Enter)(pVCpu, NIL_RTGCPHYS);
3199 break;
3200 case PGMMODE_PAE:
3201 case PGMMODE_PAE_NX:
3202 rc2 = PGM_BTH_NAME_PAE_REAL(Enter)(pVCpu, NIL_RTGCPHYS);
3203 break;
3204 case PGMMODE_NESTED:
3205 rc2 = PGM_BTH_NAME_NESTED_REAL(Enter)(pVCpu, NIL_RTGCPHYS);
3206 break;
3207 case PGMMODE_EPT:
3208 rc2 = PGM_BTH_NAME_EPT_REAL(Enter)(pVCpu, NIL_RTGCPHYS);
3209 break;
3210 case PGMMODE_AMD64:
3211 case PGMMODE_AMD64_NX:
3212 AssertMsgFailed(("Should use PAE shadow mode!\n"));
3213 default: AssertFailed(); break;
3214 }
3215 break;
3216
3217 case PGMMODE_PROTECTED:
3218 rc = PGM_GST_NAME_PROT(Enter)(pVCpu, NIL_RTGCPHYS);
3219 switch (pVCpu->pgm.s.enmShadowMode)
3220 {
3221 case PGMMODE_32_BIT:
3222 rc2 = PGM_BTH_NAME_32BIT_PROT(Enter)(pVCpu, NIL_RTGCPHYS);
3223 break;
3224 case PGMMODE_PAE:
3225 case PGMMODE_PAE_NX:
3226 rc2 = PGM_BTH_NAME_PAE_PROT(Enter)(pVCpu, NIL_RTGCPHYS);
3227 break;
3228 case PGMMODE_NESTED:
3229 rc2 = PGM_BTH_NAME_NESTED_PROT(Enter)(pVCpu, NIL_RTGCPHYS);
3230 break;
3231 case PGMMODE_EPT:
3232 rc2 = PGM_BTH_NAME_EPT_PROT(Enter)(pVCpu, NIL_RTGCPHYS);
3233 break;
3234 case PGMMODE_AMD64:
3235 case PGMMODE_AMD64_NX:
3236 AssertMsgFailed(("Should use PAE shadow mode!\n"));
3237 default: AssertFailed(); break;
3238 }
3239 break;
3240
3241 case PGMMODE_32_BIT:
3242 GCPhysCR3 = CPUMGetGuestCR3(pVCpu) & X86_CR3_PAGE_MASK;
3243 rc = PGM_GST_NAME_32BIT(Enter)(pVCpu, GCPhysCR3);
3244 switch (pVCpu->pgm.s.enmShadowMode)
3245 {
3246 case PGMMODE_32_BIT:
3247 rc2 = PGM_BTH_NAME_32BIT_32BIT(Enter)(pVCpu, GCPhysCR3);
3248 break;
3249 case PGMMODE_PAE:
3250 case PGMMODE_PAE_NX:
3251 rc2 = PGM_BTH_NAME_PAE_32BIT(Enter)(pVCpu, GCPhysCR3);
3252 break;
3253 case PGMMODE_NESTED:
3254 rc2 = PGM_BTH_NAME_NESTED_32BIT(Enter)(pVCpu, GCPhysCR3);
3255 break;
3256 case PGMMODE_EPT:
3257 rc2 = PGM_BTH_NAME_EPT_32BIT(Enter)(pVCpu, GCPhysCR3);
3258 break;
3259 case PGMMODE_AMD64:
3260 case PGMMODE_AMD64_NX:
3261 AssertMsgFailed(("Should use PAE shadow mode!\n"));
3262 default: AssertFailed(); break;
3263 }
3264 break;
3265
3266 case PGMMODE_PAE_NX:
3267 case PGMMODE_PAE:
3268 {
3269 uint32_t u32Dummy, u32Features;
3270
3271 CPUMGetGuestCpuId(pVCpu, 1, &u32Dummy, &u32Dummy, &u32Dummy, &u32Features);
3272 if (!(u32Features & X86_CPUID_FEATURE_EDX_PAE))
3273 return VMSetRuntimeError(pVM, VMSETRTERR_FLAGS_FATAL, "PAEmode",
3274 N_("The guest is trying to switch to the PAE mode which is currently disabled by default in VirtualBox. PAE support can be enabled using the VM settings (General/Advanced)"));
3275
3276 GCPhysCR3 = CPUMGetGuestCR3(pVCpu) & X86_CR3_PAE_PAGE_MASK;
3277 rc = PGM_GST_NAME_PAE(Enter)(pVCpu, GCPhysCR3);
3278 switch (pVCpu->pgm.s.enmShadowMode)
3279 {
3280 case PGMMODE_PAE:
3281 case PGMMODE_PAE_NX:
3282 rc2 = PGM_BTH_NAME_PAE_PAE(Enter)(pVCpu, GCPhysCR3);
3283 break;
3284 case PGMMODE_NESTED:
3285 rc2 = PGM_BTH_NAME_NESTED_PAE(Enter)(pVCpu, GCPhysCR3);
3286 break;
3287 case PGMMODE_EPT:
3288 rc2 = PGM_BTH_NAME_EPT_PAE(Enter)(pVCpu, GCPhysCR3);
3289 break;
3290 case PGMMODE_32_BIT:
3291 case PGMMODE_AMD64:
3292 case PGMMODE_AMD64_NX:
3293 AssertMsgFailed(("Should use PAE shadow mode!\n"));
3294 default: AssertFailed(); break;
3295 }
3296 break;
3297 }
3298
3299#ifdef VBOX_WITH_64_BITS_GUESTS
3300 case PGMMODE_AMD64_NX:
3301 case PGMMODE_AMD64:
3302 GCPhysCR3 = CPUMGetGuestCR3(pVCpu) & UINT64_C(0xfffffffffffff000); /** @todo define this mask! */
3303 rc = PGM_GST_NAME_AMD64(Enter)(pVCpu, GCPhysCR3);
3304 switch (pVCpu->pgm.s.enmShadowMode)
3305 {
3306 case PGMMODE_AMD64:
3307 case PGMMODE_AMD64_NX:
3308 rc2 = PGM_BTH_NAME_AMD64_AMD64(Enter)(pVCpu, GCPhysCR3);
3309 break;
3310 case PGMMODE_NESTED:
3311 rc2 = PGM_BTH_NAME_NESTED_AMD64(Enter)(pVCpu, GCPhysCR3);
3312 break;
3313 case PGMMODE_EPT:
3314 rc2 = PGM_BTH_NAME_EPT_AMD64(Enter)(pVCpu, GCPhysCR3);
3315 break;
3316 case PGMMODE_32_BIT:
3317 case PGMMODE_PAE:
3318 case PGMMODE_PAE_NX:
3319 AssertMsgFailed(("Should use AMD64 shadow mode!\n"));
3320 default: AssertFailed(); break;
3321 }
3322 break;
3323#endif
3324
3325 default:
3326 AssertReleaseMsgFailed(("enmGuestMode=%d\n", enmGuestMode));
3327 rc = VERR_NOT_IMPLEMENTED;
3328 break;
3329 }
3330
3331 /* status codes. */
3332 AssertRC(rc);
3333 AssertRC(rc2);
3334 if (RT_SUCCESS(rc))
3335 {
3336 rc = rc2;
3337 if (RT_SUCCESS(rc)) /* no informational status codes. */
3338 rc = VINF_SUCCESS;
3339 }
3340
3341 /* Notify HWACCM as well. */
3342 HWACCMR3PagingModeChanged(pVM, pVCpu, pVCpu->pgm.s.enmShadowMode, pVCpu->pgm.s.enmGuestMode);
3343 return rc;
3344}
3345
3346/**
3347 * Release the pgm lock if owned by the current VCPU
3348 *
3349 * @param pVM The VM to operate on.
3350 */
3351VMMR3DECL(void) PGMR3ReleaseOwnedLocks(PVM pVM)
3352{
3353 while (PDMCritSectIsOwner(&pVM->pgm.s.CritSect))
3354 PDMCritSectLeave(&pVM->pgm.s.CritSect);
3355}
3356
3357/**
3358 * Called by pgmPoolFlushAllInt prior to flushing the pool.
3359 *
3360 * @returns VBox status code, fully asserted.
3361 * @param pVM The VM handle.
3362 * @param pVCpu The VMCPU to operate on.
3363 */
3364int pgmR3ExitShadowModeBeforePoolFlush(PVM pVM, PVMCPU pVCpu)
3365{
3366 /* Unmap the old CR3 value before flushing everything. */
3367 int rc = PGM_BTH_PFN(UnmapCR3, pVCpu)(pVCpu);
3368 AssertRC(rc);
3369
3370 /* Exit the current shadow paging mode as well; nested paging and EPT use a root CR3 which will get flushed here. */
3371 rc = PGM_SHW_PFN(Exit, pVCpu)(pVCpu);
3372 AssertRC(rc);
3373 Assert(pVCpu->pgm.s.pShwPageCR3R3 == NULL);
3374 return rc;
3375}
3376
3377
3378/**
3379 * Called by pgmPoolFlushAllInt after flushing the pool.
3380 *
3381 * @returns VBox status code, fully asserted.
3382 * @param pVM The VM handle.
3383 * @param pVCpu The VMCPU to operate on.
3384 */
3385int pgmR3ReEnterShadowModeAfterPoolFlush(PVM pVM, PVMCPU pVCpu)
3386{
3387 pVCpu->pgm.s.enmShadowMode = PGMMODE_INVALID;
3388 int rc = PGMR3ChangeMode(pVM, pVCpu, PGMGetGuestMode(pVCpu));
3389 Assert(VMCPU_FF_ISSET(pVCpu, VMCPU_FF_PGM_SYNC_CR3));
3390 AssertRCReturn(rc, rc);
3391 AssertRCSuccessReturn(rc, VERR_IPE_UNEXPECTED_INFO_STATUS);
3392
3393 Assert(pVCpu->pgm.s.pShwPageCR3R3 != NULL);
3394 AssertMsg( pVCpu->pgm.s.enmShadowMode >= PGMMODE_NESTED
3395 || CPUMGetHyperCR3(pVCpu) == PGMGetHyperCR3(pVCpu),
3396 ("%RHp != %RHp %s\n", (RTHCPHYS)CPUMGetHyperCR3(pVCpu), PGMGetHyperCR3(pVCpu), PGMGetModeName(pVCpu->pgm.s.enmShadowMode)));
3397 return rc;
3398}
3399
3400
3401/**
3402 * Dumps a PAE shadow page table.
3403 *
3404 * @returns VBox status code (VINF_SUCCESS).
3405 * @param pVM The VM handle.
3406 * @param pPT Pointer to the page table.
3407 * @param u64Address The virtual address of the page table starts.
3408 * @param fLongMode Set if this a long mode table; clear if it's a legacy mode table.
3409 * @param cMaxDepth The maxium depth.
3410 * @param pHlp Pointer to the output functions.
3411 */
3412static int pgmR3DumpHierarchyHCPaePT(PVM pVM, PX86PTPAE pPT, uint64_t u64Address, bool fLongMode, unsigned cMaxDepth, PCDBGFINFOHLP pHlp)
3413{
3414 for (unsigned i = 0; i < RT_ELEMENTS(pPT->a); i++)
3415 {
3416 X86PTEPAE Pte = pPT->a[i];
3417 if (Pte.n.u1Present)
3418 {
3419 pHlp->pfnPrintf(pHlp,
3420 fLongMode /*P R S A D G WT CD AT NX 4M a p ? */
3421 ? "%016llx 3 | P %c %c %c %c %c %s %s %s %s 4K %c%c%c %016llx\n"
3422 : "%08llx 2 | P %c %c %c %c %c %s %s %s %s 4K %c%c%c %016llx\n",
3423 u64Address + ((uint64_t)i << X86_PT_PAE_SHIFT),
3424 Pte.n.u1Write ? 'W' : 'R',
3425 Pte.n.u1User ? 'U' : 'S',
3426 Pte.n.u1Accessed ? 'A' : '-',
3427 Pte.n.u1Dirty ? 'D' : '-',
3428 Pte.n.u1Global ? 'G' : '-',
3429 Pte.n.u1WriteThru ? "WT" : "--",
3430 Pte.n.u1CacheDisable? "CD" : "--",
3431 Pte.n.u1PAT ? "AT" : "--",
3432 Pte.n.u1NoExecute ? "NX" : "--",
3433 Pte.u & PGM_PTFLAGS_TRACK_DIRTY ? 'd' : '-',
3434 Pte.u & RT_BIT(10) ? '1' : '0',
3435 Pte.u & PGM_PTFLAGS_CSAM_VALIDATED? 'v' : '-',
3436 Pte.u & X86_PTE_PAE_PG_MASK);
3437 }
3438 }
3439 return VINF_SUCCESS;
3440}
3441
3442
3443/**
3444 * Dumps a PAE shadow page directory table.
3445 *
3446 * @returns VBox status code (VINF_SUCCESS).
3447 * @param pVM The VM handle.
3448 * @param HCPhys The physical address of the page directory table.
3449 * @param u64Address The virtual address of the page table starts.
3450 * @param cr4 The CR4, PSE is currently used.
3451 * @param fLongMode Set if this a long mode table; clear if it's a legacy mode table.
3452 * @param cMaxDepth The maxium depth.
3453 * @param pHlp Pointer to the output functions.
3454 */
3455static int pgmR3DumpHierarchyHCPaePD(PVM pVM, RTHCPHYS HCPhys, uint64_t u64Address, uint32_t cr4, bool fLongMode, unsigned cMaxDepth, PCDBGFINFOHLP pHlp)
3456{
3457 PX86PDPAE pPD = (PX86PDPAE)MMPagePhys2Page(pVM, HCPhys);
3458 if (!pPD)
3459 {
3460 pHlp->pfnPrintf(pHlp, "%0*llx error! Page directory at HCPhys=%RHp was not found in the page pool!\n",
3461 fLongMode ? 16 : 8, u64Address, HCPhys);
3462 return VERR_INVALID_PARAMETER;
3463 }
3464 const bool fBigPagesSupported = fLongMode || !!(cr4 & X86_CR4_PSE);
3465
3466 int rc = VINF_SUCCESS;
3467 for (unsigned i = 0; i < RT_ELEMENTS(pPD->a); i++)
3468 {
3469 X86PDEPAE Pde = pPD->a[i];
3470 if (Pde.n.u1Present)
3471 {
3472 if (fBigPagesSupported && Pde.b.u1Size)
3473 pHlp->pfnPrintf(pHlp,
3474 fLongMode /*P R S A D G WT CD AT NX 4M a p ? */
3475 ? "%016llx 2 | P %c %c %c %c %c %s %s %s %s 4M %c%c%c %016llx\n"
3476 : "%08llx 1 | P %c %c %c %c %c %s %s %s %s 4M %c%c%c %016llx\n",
3477 u64Address + ((uint64_t)i << X86_PD_PAE_SHIFT),
3478 Pde.b.u1Write ? 'W' : 'R',
3479 Pde.b.u1User ? 'U' : 'S',
3480 Pde.b.u1Accessed ? 'A' : '-',
3481 Pde.b.u1Dirty ? 'D' : '-',
3482 Pde.b.u1Global ? 'G' : '-',
3483 Pde.b.u1WriteThru ? "WT" : "--",
3484 Pde.b.u1CacheDisable? "CD" : "--",
3485 Pde.b.u1PAT ? "AT" : "--",
3486 Pde.b.u1NoExecute ? "NX" : "--",
3487 Pde.u & RT_BIT_64(9) ? '1' : '0',
3488 Pde.u & PGM_PDFLAGS_MAPPING ? 'm' : '-',
3489 Pde.u & PGM_PDFLAGS_TRACK_DIRTY ? 'd' : '-',
3490 Pde.u & X86_PDE_PAE_PG_MASK);
3491 else
3492 {
3493 pHlp->pfnPrintf(pHlp,
3494 fLongMode /*P R S A D G WT CD AT NX 4M a p ? */
3495 ? "%016llx 2 | P %c %c %c %c %c %s %s .. %s 4K %c%c%c %016llx\n"
3496 : "%08llx 1 | P %c %c %c %c %c %s %s .. %s 4K %c%c%c %016llx\n",
3497 u64Address + ((uint64_t)i << X86_PD_PAE_SHIFT),
3498 Pde.n.u1Write ? 'W' : 'R',
3499 Pde.n.u1User ? 'U' : 'S',
3500 Pde.n.u1Accessed ? 'A' : '-',
3501 Pde.n.u1Reserved0 ? '?' : '.', /* ignored */
3502 Pde.n.u1Reserved1 ? '?' : '.', /* ignored */
3503 Pde.n.u1WriteThru ? "WT" : "--",
3504 Pde.n.u1CacheDisable? "CD" : "--",
3505 Pde.n.u1NoExecute ? "NX" : "--",
3506 Pde.u & RT_BIT_64(9) ? '1' : '0',
3507 Pde.u & PGM_PDFLAGS_MAPPING ? 'm' : '-',
3508 Pde.u & PGM_PDFLAGS_TRACK_DIRTY ? 'd' : '-',
3509 Pde.u & X86_PDE_PAE_PG_MASK);
3510 if (cMaxDepth >= 1)
3511 {
3512 /** @todo what about using the page pool for mapping PTs? */
3513 uint64_t u64AddressPT = u64Address + ((uint64_t)i << X86_PD_PAE_SHIFT);
3514 RTHCPHYS HCPhysPT = Pde.u & X86_PDE_PAE_PG_MASK;
3515 PX86PTPAE pPT = NULL;
3516 if (!(Pde.u & PGM_PDFLAGS_MAPPING))
3517 pPT = (PX86PTPAE)MMPagePhys2Page(pVM, HCPhysPT);
3518 else
3519 {
3520 for (PPGMMAPPING pMap = pVM->pgm.s.pMappingsR3; pMap; pMap = pMap->pNextR3)
3521 {
3522 uint64_t off = u64AddressPT - pMap->GCPtr;
3523 if (off < pMap->cb)
3524 {
3525 const int iPDE = (uint32_t)(off >> X86_PD_SHIFT);
3526 const int iSub = (int)((off >> X86_PD_PAE_SHIFT) & 1); /* MSC is a pain sometimes */
3527 if ((iSub ? pMap->aPTs[iPDE].HCPhysPaePT1 : pMap->aPTs[iPDE].HCPhysPaePT0) != HCPhysPT)
3528 pHlp->pfnPrintf(pHlp, "%0*llx error! Mapping error! PT %d has HCPhysPT=%RHp not %RHp is in the PD.\n",
3529 fLongMode ? 16 : 8, u64AddressPT, iPDE,
3530 iSub ? pMap->aPTs[iPDE].HCPhysPaePT1 : pMap->aPTs[iPDE].HCPhysPaePT0, HCPhysPT);
3531 pPT = &pMap->aPTs[iPDE].paPaePTsR3[iSub];
3532 }
3533 }
3534 }
3535 int rc2 = VERR_INVALID_PARAMETER;
3536 if (pPT)
3537 rc2 = pgmR3DumpHierarchyHCPaePT(pVM, pPT, u64AddressPT, fLongMode, cMaxDepth - 1, pHlp);
3538 else
3539 pHlp->pfnPrintf(pHlp, "%0*llx error! Page table at HCPhys=%RHp was not found in the page pool!\n",
3540 fLongMode ? 16 : 8, u64AddressPT, HCPhysPT);
3541 if (rc2 < rc && RT_SUCCESS(rc))
3542 rc = rc2;
3543 }
3544 }
3545 }
3546 }
3547 return rc;
3548}
3549
3550
3551/**
3552 * Dumps a PAE shadow page directory pointer table.
3553 *
3554 * @returns VBox status code (VINF_SUCCESS).
3555 * @param pVM The VM handle.
3556 * @param HCPhys The physical address of the page directory pointer table.
3557 * @param u64Address The virtual address of the page table starts.
3558 * @param cr4 The CR4, PSE is currently used.
3559 * @param fLongMode Set if this a long mode table; clear if it's a legacy mode table.
3560 * @param cMaxDepth The maxium depth.
3561 * @param pHlp Pointer to the output functions.
3562 */
3563static int pgmR3DumpHierarchyHCPaePDPT(PVM pVM, RTHCPHYS HCPhys, uint64_t u64Address, uint32_t cr4, bool fLongMode, unsigned cMaxDepth, PCDBGFINFOHLP pHlp)
3564{
3565 PX86PDPT pPDPT = (PX86PDPT)MMPagePhys2Page(pVM, HCPhys);
3566 if (!pPDPT)
3567 {
3568 pHlp->pfnPrintf(pHlp, "%0*llx error! Page directory pointer table at HCPhys=%RHp was not found in the page pool!\n",
3569 fLongMode ? 16 : 8, u64Address, HCPhys);
3570 return VERR_INVALID_PARAMETER;
3571 }
3572
3573 int rc = VINF_SUCCESS;
3574 const unsigned c = fLongMode ? RT_ELEMENTS(pPDPT->a) : X86_PG_PAE_PDPE_ENTRIES;
3575 for (unsigned i = 0; i < c; i++)
3576 {
3577 X86PDPE Pdpe = pPDPT->a[i];
3578 if (Pdpe.n.u1Present)
3579 {
3580 if (fLongMode)
3581 pHlp->pfnPrintf(pHlp, /*P R S A D G WT CD AT NX 4M a p ? */
3582 "%016llx 1 | P %c %c %c %c %c %s %s %s %s .. %c%c%c %016llx\n",
3583 u64Address + ((uint64_t)i << X86_PDPT_SHIFT),
3584 Pdpe.lm.u1Write ? 'W' : 'R',
3585 Pdpe.lm.u1User ? 'U' : 'S',
3586 Pdpe.lm.u1Accessed ? 'A' : '-',
3587 Pdpe.lm.u3Reserved & 1? '?' : '.', /* ignored */
3588 Pdpe.lm.u3Reserved & 4? '!' : '.', /* mbz */
3589 Pdpe.lm.u1WriteThru ? "WT" : "--",
3590 Pdpe.lm.u1CacheDisable? "CD" : "--",
3591 Pdpe.lm.u3Reserved & 2? "!" : "..",/* mbz */
3592 Pdpe.lm.u1NoExecute ? "NX" : "--",
3593 Pdpe.u & RT_BIT(9) ? '1' : '0',
3594 Pdpe.u & PGM_PLXFLAGS_PERMANENT ? 'p' : '-',
3595 Pdpe.u & RT_BIT(11) ? '1' : '0',
3596 Pdpe.u & X86_PDPE_PG_MASK);
3597 else
3598 pHlp->pfnPrintf(pHlp, /*P G WT CD AT NX 4M a p ? */
3599 "%08x 0 | P %c %s %s %s %s .. %c%c%c %016llx\n",
3600 i << X86_PDPT_SHIFT,
3601 Pdpe.n.u4Reserved & 1? '!' : '.', /* mbz */
3602 Pdpe.n.u4Reserved & 4? '!' : '.', /* mbz */
3603 Pdpe.n.u1WriteThru ? "WT" : "--",
3604 Pdpe.n.u1CacheDisable? "CD" : "--",
3605 Pdpe.n.u4Reserved & 2? "!" : "..",/* mbz */
3606 Pdpe.u & RT_BIT(9) ? '1' : '0',
3607 Pdpe.u & PGM_PLXFLAGS_PERMANENT ? 'p' : '-',
3608 Pdpe.u & RT_BIT(11) ? '1' : '0',
3609 Pdpe.u & X86_PDPE_PG_MASK);
3610 if (cMaxDepth >= 1)
3611 {
3612 int rc2 = pgmR3DumpHierarchyHCPaePD(pVM, Pdpe.u & X86_PDPE_PG_MASK, u64Address + ((uint64_t)i << X86_PDPT_SHIFT),
3613 cr4, fLongMode, cMaxDepth - 1, pHlp);
3614 if (rc2 < rc && RT_SUCCESS(rc))
3615 rc = rc2;
3616 }
3617 }
3618 }
3619 return rc;
3620}
3621
3622
3623/**
3624 * Dumps a 32-bit shadow page table.
3625 *
3626 * @returns VBox status code (VINF_SUCCESS).
3627 * @param pVM The VM handle.
3628 * @param HCPhys The physical address of the table.
3629 * @param cr4 The CR4, PSE is currently used.
3630 * @param cMaxDepth The maxium depth.
3631 * @param pHlp Pointer to the output functions.
3632 */
3633static int pgmR3DumpHierarchyHcPaePML4(PVM pVM, RTHCPHYS HCPhys, uint32_t cr4, unsigned cMaxDepth, PCDBGFINFOHLP pHlp)
3634{
3635 PX86PML4 pPML4 = (PX86PML4)MMPagePhys2Page(pVM, HCPhys);
3636 if (!pPML4)
3637 {
3638 pHlp->pfnPrintf(pHlp, "Page map level 4 at HCPhys=%RHp was not found in the page pool!\n", HCPhys);
3639 return VERR_INVALID_PARAMETER;
3640 }
3641
3642 int rc = VINF_SUCCESS;
3643 for (unsigned i = 0; i < RT_ELEMENTS(pPML4->a); i++)
3644 {
3645 X86PML4E Pml4e = pPML4->a[i];
3646 if (Pml4e.n.u1Present)
3647 {
3648 uint64_t u64Address = ((uint64_t)i << X86_PML4_SHIFT) | (((uint64_t)i >> (X86_PML4_SHIFT - X86_PDPT_SHIFT - 1)) * 0xffff000000000000ULL);
3649 pHlp->pfnPrintf(pHlp, /*P R S A D G WT CD AT NX 4M a p ? */
3650 "%016llx 0 | P %c %c %c %c %c %s %s %s %s .. %c%c%c %016llx\n",
3651 u64Address,
3652 Pml4e.n.u1Write ? 'W' : 'R',
3653 Pml4e.n.u1User ? 'U' : 'S',
3654 Pml4e.n.u1Accessed ? 'A' : '-',
3655 Pml4e.n.u3Reserved & 1? '?' : '.', /* ignored */
3656 Pml4e.n.u3Reserved & 4? '!' : '.', /* mbz */
3657 Pml4e.n.u1WriteThru ? "WT" : "--",
3658 Pml4e.n.u1CacheDisable? "CD" : "--",
3659 Pml4e.n.u3Reserved & 2? "!" : "..",/* mbz */
3660 Pml4e.n.u1NoExecute ? "NX" : "--",
3661 Pml4e.u & RT_BIT(9) ? '1' : '0',
3662 Pml4e.u & PGM_PLXFLAGS_PERMANENT ? 'p' : '-',
3663 Pml4e.u & RT_BIT(11) ? '1' : '0',
3664 Pml4e.u & X86_PML4E_PG_MASK);
3665
3666 if (cMaxDepth >= 1)
3667 {
3668 int rc2 = pgmR3DumpHierarchyHCPaePDPT(pVM, Pml4e.u & X86_PML4E_PG_MASK, u64Address, cr4, true, cMaxDepth - 1, pHlp);
3669 if (rc2 < rc && RT_SUCCESS(rc))
3670 rc = rc2;
3671 }
3672 }
3673 }
3674 return rc;
3675}
3676
3677
3678/**
3679 * Dumps a 32-bit shadow page table.
3680 *
3681 * @returns VBox status code (VINF_SUCCESS).
3682 * @param pVM The VM handle.
3683 * @param pPT Pointer to the page table.
3684 * @param u32Address The virtual address this table starts at.
3685 * @param pHlp Pointer to the output functions.
3686 */
3687int pgmR3DumpHierarchyHC32BitPT(PVM pVM, PX86PT pPT, uint32_t u32Address, PCDBGFINFOHLP pHlp)
3688{
3689 for (unsigned i = 0; i < RT_ELEMENTS(pPT->a); i++)
3690 {
3691 X86PTE Pte = pPT->a[i];
3692 if (Pte.n.u1Present)
3693 {
3694 pHlp->pfnPrintf(pHlp, /*P R S A D G WT CD AT NX 4M a m d */
3695 "%08x 1 | P %c %c %c %c %c %s %s %s .. 4K %c%c%c %08x\n",
3696 u32Address + (i << X86_PT_SHIFT),
3697 Pte.n.u1Write ? 'W' : 'R',
3698 Pte.n.u1User ? 'U' : 'S',
3699 Pte.n.u1Accessed ? 'A' : '-',
3700 Pte.n.u1Dirty ? 'D' : '-',
3701 Pte.n.u1Global ? 'G' : '-',
3702 Pte.n.u1WriteThru ? "WT" : "--",
3703 Pte.n.u1CacheDisable? "CD" : "--",
3704 Pte.n.u1PAT ? "AT" : "--",
3705 Pte.u & PGM_PTFLAGS_TRACK_DIRTY ? 'd' : '-',
3706 Pte.u & RT_BIT(10) ? '1' : '0',
3707 Pte.u & PGM_PTFLAGS_CSAM_VALIDATED ? 'v' : '-',
3708 Pte.u & X86_PDE_PG_MASK);
3709 }
3710 }
3711 return VINF_SUCCESS;
3712}
3713
3714
3715/**
3716 * Dumps a 32-bit shadow page directory and page tables.
3717 *
3718 * @returns VBox status code (VINF_SUCCESS).
3719 * @param pVM The VM handle.
3720 * @param cr3 The root of the hierarchy.
3721 * @param cr4 The CR4, PSE is currently used.
3722 * @param cMaxDepth How deep into the hierarchy the dumper should go.
3723 * @param pHlp Pointer to the output functions.
3724 */
3725int pgmR3DumpHierarchyHC32BitPD(PVM pVM, uint32_t cr3, uint32_t cr4, unsigned cMaxDepth, PCDBGFINFOHLP pHlp)
3726{
3727 PX86PD pPD = (PX86PD)MMPagePhys2Page(pVM, cr3 & X86_CR3_PAGE_MASK);
3728 if (!pPD)
3729 {
3730 pHlp->pfnPrintf(pHlp, "Page directory at %#x was not found in the page pool!\n", cr3 & X86_CR3_PAGE_MASK);
3731 return VERR_INVALID_PARAMETER;
3732 }
3733
3734 int rc = VINF_SUCCESS;
3735 for (unsigned i = 0; i < RT_ELEMENTS(pPD->a); i++)
3736 {
3737 X86PDE Pde = pPD->a[i];
3738 if (Pde.n.u1Present)
3739 {
3740 const uint32_t u32Address = i << X86_PD_SHIFT;
3741 if ((cr4 & X86_CR4_PSE) && Pde.b.u1Size)
3742 pHlp->pfnPrintf(pHlp, /*P R S A D G WT CD AT NX 4M a m d */
3743 "%08x 0 | P %c %c %c %c %c %s %s %s .. 4M %c%c%c %08x\n",
3744 u32Address,
3745 Pde.b.u1Write ? 'W' : 'R',
3746 Pde.b.u1User ? 'U' : 'S',
3747 Pde.b.u1Accessed ? 'A' : '-',
3748 Pde.b.u1Dirty ? 'D' : '-',
3749 Pde.b.u1Global ? 'G' : '-',
3750 Pde.b.u1WriteThru ? "WT" : "--",
3751 Pde.b.u1CacheDisable? "CD" : "--",
3752 Pde.b.u1PAT ? "AT" : "--",
3753 Pde.u & RT_BIT_64(9) ? '1' : '0',
3754 Pde.u & PGM_PDFLAGS_MAPPING ? 'm' : '-',
3755 Pde.u & PGM_PDFLAGS_TRACK_DIRTY ? 'd' : '-',
3756 Pde.u & X86_PDE4M_PG_MASK);
3757 else
3758 {
3759 pHlp->pfnPrintf(pHlp, /*P R S A D G WT CD AT NX 4M a m d */
3760 "%08x 0 | P %c %c %c %c %c %s %s .. .. 4K %c%c%c %08x\n",
3761 u32Address,
3762 Pde.n.u1Write ? 'W' : 'R',
3763 Pde.n.u1User ? 'U' : 'S',
3764 Pde.n.u1Accessed ? 'A' : '-',
3765 Pde.n.u1Reserved0 ? '?' : '.', /* ignored */
3766 Pde.n.u1Reserved1 ? '?' : '.', /* ignored */
3767 Pde.n.u1WriteThru ? "WT" : "--",
3768 Pde.n.u1CacheDisable? "CD" : "--",
3769 Pde.u & RT_BIT_64(9) ? '1' : '0',
3770 Pde.u & PGM_PDFLAGS_MAPPING ? 'm' : '-',
3771 Pde.u & PGM_PDFLAGS_TRACK_DIRTY ? 'd' : '-',
3772 Pde.u & X86_PDE_PG_MASK);
3773 if (cMaxDepth >= 1)
3774 {
3775 /** @todo what about using the page pool for mapping PTs? */
3776 RTHCPHYS HCPhys = Pde.u & X86_PDE_PG_MASK;
3777 PX86PT pPT = NULL;
3778 if (!(Pde.u & PGM_PDFLAGS_MAPPING))
3779 pPT = (PX86PT)MMPagePhys2Page(pVM, HCPhys);
3780 else
3781 {
3782 for (PPGMMAPPING pMap = pVM->pgm.s.pMappingsR3; pMap; pMap = pMap->pNextR3)
3783 if (u32Address - pMap->GCPtr < pMap->cb)
3784 {
3785 int iPDE = (u32Address - pMap->GCPtr) >> X86_PD_SHIFT;
3786 if (pMap->aPTs[iPDE].HCPhysPT != HCPhys)
3787 pHlp->pfnPrintf(pHlp, "%08x error! Mapping error! PT %d has HCPhysPT=%RHp not %RHp is in the PD.\n",
3788 u32Address, iPDE, pMap->aPTs[iPDE].HCPhysPT, HCPhys);
3789 pPT = pMap->aPTs[iPDE].pPTR3;
3790 }
3791 }
3792 int rc2 = VERR_INVALID_PARAMETER;
3793 if (pPT)
3794 rc2 = pgmR3DumpHierarchyHC32BitPT(pVM, pPT, u32Address, pHlp);
3795 else
3796 pHlp->pfnPrintf(pHlp, "%08x error! Page table at %#x was not found in the page pool!\n", u32Address, HCPhys);
3797 if (rc2 < rc && RT_SUCCESS(rc))
3798 rc = rc2;
3799 }
3800 }
3801 }
3802 }
3803
3804 return rc;
3805}
3806
3807
3808/**
3809 * Dumps a 32-bit shadow page table.
3810 *
3811 * @returns VBox status code (VINF_SUCCESS).
3812 * @param pVM The VM handle.
3813 * @param pPT Pointer to the page table.
3814 * @param u32Address The virtual address this table starts at.
3815 * @param PhysSearch Address to search for.
3816 */
3817int pgmR3DumpHierarchyGC32BitPT(PVM pVM, PX86PT pPT, uint32_t u32Address, RTGCPHYS PhysSearch)
3818{
3819 for (unsigned i = 0; i < RT_ELEMENTS(pPT->a); i++)
3820 {
3821 X86PTE Pte = pPT->a[i];
3822 if (Pte.n.u1Present)
3823 {
3824 Log(( /*P R S A D G WT CD AT NX 4M a m d */
3825 "%08x 1 | P %c %c %c %c %c %s %s %s .. 4K %c%c%c %08x\n",
3826 u32Address + (i << X86_PT_SHIFT),
3827 Pte.n.u1Write ? 'W' : 'R',
3828 Pte.n.u1User ? 'U' : 'S',
3829 Pte.n.u1Accessed ? 'A' : '-',
3830 Pte.n.u1Dirty ? 'D' : '-',
3831 Pte.n.u1Global ? 'G' : '-',
3832 Pte.n.u1WriteThru ? "WT" : "--",
3833 Pte.n.u1CacheDisable? "CD" : "--",
3834 Pte.n.u1PAT ? "AT" : "--",
3835 Pte.u & PGM_PTFLAGS_TRACK_DIRTY ? 'd' : '-',
3836 Pte.u & RT_BIT(10) ? '1' : '0',
3837 Pte.u & PGM_PTFLAGS_CSAM_VALIDATED ? 'v' : '-',
3838 Pte.u & X86_PDE_PG_MASK));
3839
3840 if ((Pte.u & X86_PDE_PG_MASK) == PhysSearch)
3841 {
3842 uint64_t fPageShw = 0;
3843 RTHCPHYS pPhysHC = 0;
3844
3845 /** @todo SMP support!! */
3846 PGMShwGetPage(&pVM->aCpus[0], (RTGCPTR)(u32Address + (i << X86_PT_SHIFT)), &fPageShw, &pPhysHC);
3847 Log(("Found %RGp at %RGv -> flags=%llx\n", PhysSearch, (RTGCPTR)(u32Address + (i << X86_PT_SHIFT)), fPageShw));
3848 }
3849 }
3850 }
3851 return VINF_SUCCESS;
3852}
3853
3854
3855/**
3856 * Dumps a 32-bit guest page directory and page tables.
3857 *
3858 * @returns VBox status code (VINF_SUCCESS).
3859 * @param pVM The VM handle.
3860 * @param cr3 The root of the hierarchy.
3861 * @param cr4 The CR4, PSE is currently used.
3862 * @param PhysSearch Address to search for.
3863 */
3864VMMR3DECL(int) PGMR3DumpHierarchyGC(PVM pVM, uint64_t cr3, uint64_t cr4, RTGCPHYS PhysSearch)
3865{
3866 bool fLongMode = false;
3867 const unsigned cch = fLongMode ? 16 : 8; NOREF(cch);
3868 PX86PD pPD = 0;
3869
3870 int rc = PGM_GCPHYS_2_PTR(pVM, cr3 & X86_CR3_PAGE_MASK, &pPD);
3871 if (RT_FAILURE(rc) || !pPD)
3872 {
3873 Log(("Page directory at %#x was not found in the page pool!\n", cr3 & X86_CR3_PAGE_MASK));
3874 return VERR_INVALID_PARAMETER;
3875 }
3876
3877 Log(("cr3=%08x cr4=%08x%s\n"
3878 "%-*s P - Present\n"
3879 "%-*s | R/W - Read (0) / Write (1)\n"
3880 "%-*s | | U/S - User (1) / Supervisor (0)\n"
3881 "%-*s | | | A - Accessed\n"
3882 "%-*s | | | | D - Dirty\n"
3883 "%-*s | | | | | G - Global\n"
3884 "%-*s | | | | | | WT - Write thru\n"
3885 "%-*s | | | | | | | CD - Cache disable\n"
3886 "%-*s | | | | | | | | AT - Attribute table (PAT)\n"
3887 "%-*s | | | | | | | | | NX - No execute (K8)\n"
3888 "%-*s | | | | | | | | | | 4K/4M/2M - Page size.\n"
3889 "%-*s | | | | | | | | | | | AVL - a=allocated; m=mapping; d=track dirty;\n"
3890 "%-*s | | | | | | | | | | | | p=permanent; v=validated;\n"
3891 "%-*s Level | | | | | | | | | | | | Page\n"
3892 /* xxxx n **** P R S A D G WT CD AT NX 4M AVL xxxxxxxxxxxxx
3893 - W U - - - -- -- -- -- -- 010 */
3894 , cr3, cr4, fLongMode ? " Long Mode" : "",
3895 cch, "", cch, "", cch, "", cch, "", cch, "", cch, "", cch, "",
3896 cch, "", cch, "", cch, "", cch, "", cch, "", cch, "", cch, "Address"));
3897
3898 for (unsigned i = 0; i < RT_ELEMENTS(pPD->a); i++)
3899 {
3900 X86PDE Pde = pPD->a[i];
3901 if (Pde.n.u1Present)
3902 {
3903 const uint32_t u32Address = i << X86_PD_SHIFT;
3904
3905 if ((cr4 & X86_CR4_PSE) && Pde.b.u1Size)
3906 Log(( /*P R S A D G WT CD AT NX 4M a m d */
3907 "%08x 0 | P %c %c %c %c %c %s %s %s .. 4M %c%c%c %08x\n",
3908 u32Address,
3909 Pde.b.u1Write ? 'W' : 'R',
3910 Pde.b.u1User ? 'U' : 'S',
3911 Pde.b.u1Accessed ? 'A' : '-',
3912 Pde.b.u1Dirty ? 'D' : '-',
3913 Pde.b.u1Global ? 'G' : '-',
3914 Pde.b.u1WriteThru ? "WT" : "--",
3915 Pde.b.u1CacheDisable? "CD" : "--",
3916 Pde.b.u1PAT ? "AT" : "--",
3917 Pde.u & RT_BIT(9) ? '1' : '0',
3918 Pde.u & RT_BIT(10) ? '1' : '0',
3919 Pde.u & RT_BIT(11) ? '1' : '0',
3920 pgmGstGet4MBPhysPage(&pVM->pgm.s, Pde)));
3921 /** @todo PhysSearch */
3922 else
3923 {
3924 Log(( /*P R S A D G WT CD AT NX 4M a m d */
3925 "%08x 0 | P %c %c %c %c %c %s %s .. .. 4K %c%c%c %08x\n",
3926 u32Address,
3927 Pde.n.u1Write ? 'W' : 'R',
3928 Pde.n.u1User ? 'U' : 'S',
3929 Pde.n.u1Accessed ? 'A' : '-',
3930 Pde.n.u1Reserved0 ? '?' : '.', /* ignored */
3931 Pde.n.u1Reserved1 ? '?' : '.', /* ignored */
3932 Pde.n.u1WriteThru ? "WT" : "--",
3933 Pde.n.u1CacheDisable? "CD" : "--",
3934 Pde.u & RT_BIT(9) ? '1' : '0',
3935 Pde.u & RT_BIT(10) ? '1' : '0',
3936 Pde.u & RT_BIT(11) ? '1' : '0',
3937 Pde.u & X86_PDE_PG_MASK));
3938 ////if (cMaxDepth >= 1)
3939 {
3940 /** @todo what about using the page pool for mapping PTs? */
3941 RTGCPHYS GCPhys = Pde.u & X86_PDE_PG_MASK;
3942 PX86PT pPT = NULL;
3943
3944 rc = PGM_GCPHYS_2_PTR(pVM, GCPhys, &pPT);
3945
3946 int rc2 = VERR_INVALID_PARAMETER;
3947 if (pPT)
3948 rc2 = pgmR3DumpHierarchyGC32BitPT(pVM, pPT, u32Address, PhysSearch);
3949 else
3950 Log(("%08x error! Page table at %#x was not found in the page pool!\n", u32Address, GCPhys));
3951 if (rc2 < rc && RT_SUCCESS(rc))
3952 rc = rc2;
3953 }
3954 }
3955 }
3956 }
3957
3958 return rc;
3959}
3960
3961
3962/**
3963 * Dumps a page table hierarchy use only physical addresses and cr4/lm flags.
3964 *
3965 * @returns VBox status code (VINF_SUCCESS).
3966 * @param pVM The VM handle.
3967 * @param cr3 The root of the hierarchy.
3968 * @param cr4 The cr4, only PAE and PSE is currently used.
3969 * @param fLongMode Set if long mode, false if not long mode.
3970 * @param cMaxDepth Number of levels to dump.
3971 * @param pHlp Pointer to the output functions.
3972 */
3973VMMR3DECL(int) PGMR3DumpHierarchyHC(PVM pVM, uint64_t cr3, uint64_t cr4, bool fLongMode, unsigned cMaxDepth, PCDBGFINFOHLP pHlp)
3974{
3975 if (!pHlp)
3976 pHlp = DBGFR3InfoLogHlp();
3977 if (!cMaxDepth)
3978 return VINF_SUCCESS;
3979 const unsigned cch = fLongMode ? 16 : 8;
3980 pHlp->pfnPrintf(pHlp,
3981 "cr3=%08x cr4=%08x%s\n"
3982 "%-*s P - Present\n"
3983 "%-*s | R/W - Read (0) / Write (1)\n"
3984 "%-*s | | U/S - User (1) / Supervisor (0)\n"
3985 "%-*s | | | A - Accessed\n"
3986 "%-*s | | | | D - Dirty\n"
3987 "%-*s | | | | | G - Global\n"
3988 "%-*s | | | | | | WT - Write thru\n"
3989 "%-*s | | | | | | | CD - Cache disable\n"
3990 "%-*s | | | | | | | | AT - Attribute table (PAT)\n"
3991 "%-*s | | | | | | | | | NX - No execute (K8)\n"
3992 "%-*s | | | | | | | | | | 4K/4M/2M - Page size.\n"
3993 "%-*s | | | | | | | | | | | AVL - a=allocated; m=mapping; d=track dirty;\n"
3994 "%-*s | | | | | | | | | | | | p=permanent; v=validated;\n"
3995 "%-*s Level | | | | | | | | | | | | Page\n"
3996 /* xxxx n **** P R S A D G WT CD AT NX 4M AVL xxxxxxxxxxxxx
3997 - W U - - - -- -- -- -- -- 010 */
3998 , cr3, cr4, fLongMode ? " Long Mode" : "",
3999 cch, "", cch, "", cch, "", cch, "", cch, "", cch, "", cch, "",
4000 cch, "", cch, "", cch, "", cch, "", cch, "", cch, "", cch, "Address");
4001 if (cr4 & X86_CR4_PAE)
4002 {
4003 if (fLongMode)
4004 return pgmR3DumpHierarchyHcPaePML4(pVM, cr3 & X86_CR3_PAGE_MASK, cr4, cMaxDepth, pHlp);
4005 return pgmR3DumpHierarchyHCPaePDPT(pVM, cr3 & X86_CR3_PAE_PAGE_MASK, 0, cr4, false, cMaxDepth, pHlp);
4006 }
4007 return pgmR3DumpHierarchyHC32BitPD(pVM, cr3 & X86_CR3_PAGE_MASK, cr4, cMaxDepth, pHlp);
4008}
4009
4010#ifdef VBOX_WITH_DEBUGGER
4011
4012/**
4013 * The '.pgmram' command.
4014 *
4015 * @returns VBox status.
4016 * @param pCmd Pointer to the command descriptor (as registered).
4017 * @param pCmdHlp Pointer to command helper functions.
4018 * @param pVM Pointer to the current VM (if any).
4019 * @param paArgs Pointer to (readonly) array of arguments.
4020 * @param cArgs Number of arguments in the array.
4021 */
4022static DECLCALLBACK(int) pgmR3CmdRam(PCDBGCCMD pCmd, PDBGCCMDHLP pCmdHlp, PVM pVM, PCDBGCVAR paArgs, unsigned cArgs, PDBGCVAR pResult)
4023{
4024 /*
4025 * Validate input.
4026 */
4027 if (!pVM)
4028 return pCmdHlp->pfnPrintf(pCmdHlp, NULL, "error: The command requires a VM to be selected.\n");
4029 if (!pVM->pgm.s.pRamRangesRC)
4030 return pCmdHlp->pfnPrintf(pCmdHlp, NULL, "Sorry, no Ram is registered.\n");
4031
4032 /*
4033 * Dump the ranges.
4034 */
4035 int rc = pCmdHlp->pfnPrintf(pCmdHlp, NULL, "From - To (incl) pvHC\n");
4036 PPGMRAMRANGE pRam;
4037 for (pRam = pVM->pgm.s.pRamRangesR3; pRam; pRam = pRam->pNextR3)
4038 {
4039 rc = pCmdHlp->pfnPrintf(pCmdHlp, NULL,
4040 "%RGp - %RGp %p\n",
4041 pRam->GCPhys, pRam->GCPhysLast, pRam->pvR3);
4042 if (RT_FAILURE(rc))
4043 return rc;
4044 }
4045
4046 return VINF_SUCCESS;
4047}
4048
4049
4050/**
4051 * The '.pgmerror' and '.pgmerroroff' commands.
4052 *
4053 * @returns VBox status.
4054 * @param pCmd Pointer to the command descriptor (as registered).
4055 * @param pCmdHlp Pointer to command helper functions.
4056 * @param pVM Pointer to the current VM (if any).
4057 * @param paArgs Pointer to (readonly) array of arguments.
4058 * @param cArgs Number of arguments in the array.
4059 */
4060static DECLCALLBACK(int) pgmR3CmdError(PCDBGCCMD pCmd, PDBGCCMDHLP pCmdHlp, PVM pVM, PCDBGCVAR paArgs, unsigned cArgs, PDBGCVAR pResult)
4061{
4062 /*
4063 * Validate input.
4064 */
4065 if (!pVM)
4066 return pCmdHlp->pfnPrintf(pCmdHlp, NULL, "error: The command requires a VM to be selected.\n");
4067 AssertReturn(cArgs == 0 || (cArgs == 1 && paArgs[0].enmType == DBGCVAR_TYPE_STRING),
4068 pCmdHlp->pfnPrintf(pCmdHlp, NULL, "error: Hit bug in the parser.\n"));
4069
4070 if (!cArgs)
4071 {
4072 /*
4073 * Print the list of error injection locations with status.
4074 */
4075 pCmdHlp->pfnPrintf(pCmdHlp, NULL, "PGM error inject locations:\n");
4076 pCmdHlp->pfnPrintf(pCmdHlp, NULL, " handy - %RTbool\n", pVM->pgm.s.fErrInjHandyPages);
4077 }
4078 else
4079 {
4080
4081 /*
4082 * String switch on where to inject the error.
4083 */
4084 bool const fNewState = !strcmp(pCmd->pszCmd, "pgmerror");
4085 const char *pszWhere = paArgs[0].u.pszString;
4086 if (!strcmp(pszWhere, "handy"))
4087 ASMAtomicWriteBool(&pVM->pgm.s.fErrInjHandyPages, fNewState);
4088 else
4089 return pCmdHlp->pfnPrintf(pCmdHlp, NULL, "error: Invalid 'where' value: %s.\n", pszWhere);
4090 pCmdHlp->pfnPrintf(pCmdHlp, NULL, "done\n");
4091 }
4092 return VINF_SUCCESS;
4093}
4094
4095
4096/**
4097 * The '.pgmsync' command.
4098 *
4099 * @returns VBox status.
4100 * @param pCmd Pointer to the command descriptor (as registered).
4101 * @param pCmdHlp Pointer to command helper functions.
4102 * @param pVM Pointer to the current VM (if any).
4103 * @param paArgs Pointer to (readonly) array of arguments.
4104 * @param cArgs Number of arguments in the array.
4105 */
4106static DECLCALLBACK(int) pgmR3CmdSync(PCDBGCCMD pCmd, PDBGCCMDHLP pCmdHlp, PVM pVM, PCDBGCVAR paArgs, unsigned cArgs, PDBGCVAR pResult)
4107{
4108 /** @todo SMP support */
4109 PVMCPU pVCpu = &pVM->aCpus[0];
4110
4111 /*
4112 * Validate input.
4113 */
4114 if (!pVM)
4115 return pCmdHlp->pfnPrintf(pCmdHlp, NULL, "error: The command requires a VM to be selected.\n");
4116
4117 /*
4118 * Force page directory sync.
4119 */
4120 VMCPU_FF_SET(pVCpu, VMCPU_FF_PGM_SYNC_CR3);
4121
4122 int rc = pCmdHlp->pfnPrintf(pCmdHlp, NULL, "Forcing page directory sync.\n");
4123 if (RT_FAILURE(rc))
4124 return rc;
4125
4126 return VINF_SUCCESS;
4127}
4128
4129
4130#ifdef VBOX_STRICT
4131/**
4132 * The '.pgmassertcr3' command.
4133 *
4134 * @returns VBox status.
4135 * @param pCmd Pointer to the command descriptor (as registered).
4136 * @param pCmdHlp Pointer to command helper functions.
4137 * @param pVM Pointer to the current VM (if any).
4138 * @param paArgs Pointer to (readonly) array of arguments.
4139 * @param cArgs Number of arguments in the array.
4140 */
4141static DECLCALLBACK(int) pgmR3CmdAssertCR3(PCDBGCCMD pCmd, PDBGCCMDHLP pCmdHlp, PVM pVM, PCDBGCVAR paArgs, unsigned cArgs, PDBGCVAR pResult)
4142{
4143 /** @todo SMP support!! */
4144 PVMCPU pVCpu = &pVM->aCpus[0];
4145
4146 /*
4147 * Validate input.
4148 */
4149 if (!pVM)
4150 return pCmdHlp->pfnPrintf(pCmdHlp, NULL, "error: The command requires a VM to be selected.\n");
4151
4152 int rc = pCmdHlp->pfnPrintf(pCmdHlp, NULL, "Checking shadow CR3 page tables for consistency.\n");
4153 if (RT_FAILURE(rc))
4154 return rc;
4155
4156 PGMAssertCR3(pVM, pVCpu, CPUMGetGuestCR3(pVCpu), CPUMGetGuestCR4(pVCpu));
4157
4158 return VINF_SUCCESS;
4159}
4160#endif /* VBOX_STRICT */
4161
4162
4163/**
4164 * The '.pgmsyncalways' command.
4165 *
4166 * @returns VBox status.
4167 * @param pCmd Pointer to the command descriptor (as registered).
4168 * @param pCmdHlp Pointer to command helper functions.
4169 * @param pVM Pointer to the current VM (if any).
4170 * @param paArgs Pointer to (readonly) array of arguments.
4171 * @param cArgs Number of arguments in the array.
4172 */
4173static DECLCALLBACK(int) pgmR3CmdSyncAlways(PCDBGCCMD pCmd, PDBGCCMDHLP pCmdHlp, PVM pVM, PCDBGCVAR paArgs, unsigned cArgs, PDBGCVAR pResult)
4174{
4175 /** @todo SMP support!! */
4176 PVMCPU pVCpu = &pVM->aCpus[0];
4177
4178 /*
4179 * Validate input.
4180 */
4181 if (!pVM)
4182 return pCmdHlp->pfnPrintf(pCmdHlp, NULL, "error: The command requires a VM to be selected.\n");
4183
4184 /*
4185 * Force page directory sync.
4186 */
4187 if (pVCpu->pgm.s.fSyncFlags & PGM_SYNC_ALWAYS)
4188 {
4189 ASMAtomicAndU32(&pVCpu->pgm.s.fSyncFlags, ~PGM_SYNC_ALWAYS);
4190 return pCmdHlp->pfnPrintf(pCmdHlp, NULL, "Disabled permanent forced page directory syncing.\n");
4191 }
4192 else
4193 {
4194 ASMAtomicOrU32(&pVCpu->pgm.s.fSyncFlags, PGM_SYNC_ALWAYS);
4195 VMCPU_FF_SET(pVCpu, VMCPU_FF_PGM_SYNC_CR3);
4196 return pCmdHlp->pfnPrintf(pCmdHlp, NULL, "Enabled permanent forced page directory syncing.\n");
4197 }
4198}
4199
4200
4201/**
4202 * The '.pgmsyncalways' command.
4203 *
4204 * @returns VBox status.
4205 * @param pCmd Pointer to the command descriptor (as registered).
4206 * @param pCmdHlp Pointer to command helper functions.
4207 * @param pVM Pointer to the current VM (if any).
4208 * @param paArgs Pointer to (readonly) array of arguments.
4209 * @param cArgs Number of arguments in the array.
4210 */
4211static DECLCALLBACK(int) pgmR3CmdPhysToFile(PCDBGCCMD pCmd, PDBGCCMDHLP pCmdHlp, PVM pVM, PCDBGCVAR paArgs, unsigned cArgs, PDBGCVAR pResult)
4212{
4213 /*
4214 * Validate input.
4215 */
4216 if (!pVM)
4217 return pCmdHlp->pfnPrintf(pCmdHlp, NULL, "error: The command requires a VM to be selected.\n");
4218 if ( cArgs < 1
4219 || cArgs > 2
4220 || paArgs[0].enmType != DBGCVAR_TYPE_STRING
4221 || ( cArgs > 1
4222 && paArgs[1].enmType != DBGCVAR_TYPE_STRING))
4223 return pCmdHlp->pfnPrintf(pCmdHlp, NULL, "error: parser error, invalid arguments.\n");
4224 if ( cArgs >= 2
4225 && strcmp(paArgs[1].u.pszString, "nozero"))
4226 return pCmdHlp->pfnPrintf(pCmdHlp, NULL, "error: Invalid 2nd argument '%s', must be 'nozero'.\n", paArgs[1].u.pszString);
4227 bool fIncZeroPgs = cArgs < 2;
4228
4229 /*
4230 * Open the output file and get the ram parameters.
4231 */
4232 RTFILE hFile;
4233 int rc = RTFileOpen(&hFile, paArgs[0].u.pszString, RTFILE_O_WRITE | RTFILE_O_CREATE_REPLACE | RTFILE_O_DENY_WRITE);
4234 if (RT_FAILURE(rc))
4235 return pCmdHlp->pfnPrintf(pCmdHlp, NULL, "error: RTFileOpen(,'%s',) -> %Rrc.\n", paArgs[0].u.pszString, rc);
4236
4237 uint32_t cbRamHole = 0;
4238 CFGMR3QueryU32Def(CFGMR3GetRoot(pVM), "RamHoleSize", &cbRamHole, MM_RAM_HOLE_SIZE_DEFAULT);
4239 uint64_t cbRam = 0;
4240 CFGMR3QueryU64Def(CFGMR3GetRoot(pVM), "RamSize", &cbRam, 0);
4241 RTGCPHYS GCPhysEnd = cbRam + cbRamHole;
4242
4243 /*
4244 * Dump the physical memory, page by page.
4245 */
4246 RTGCPHYS GCPhys = 0;
4247 char abZeroPg[PAGE_SIZE];
4248 RT_ZERO(abZeroPg);
4249
4250 pgmLock(pVM);
4251 for (PPGMRAMRANGE pRam = pVM->pgm.s.pRamRangesR3;
4252 pRam && pRam->GCPhys < GCPhysEnd && RT_SUCCESS(rc);
4253 pRam = pRam->pNextR3)
4254 {
4255 /* fill the gap */
4256 if (pRam->GCPhys > GCPhys && fIncZeroPgs)
4257 {
4258 while (pRam->GCPhys > GCPhys && RT_SUCCESS(rc))
4259 {
4260 rc = RTFileWrite(hFile, abZeroPg, PAGE_SIZE, NULL);
4261 GCPhys += PAGE_SIZE;
4262 }
4263 }
4264
4265 PCPGMPAGE pPage = &pRam->aPages[0];
4266 while (GCPhys < pRam->GCPhysLast && RT_SUCCESS(rc))
4267 {
4268 if ( PGM_PAGE_IS_ZERO(pPage)
4269 || PGM_PAGE_IS_BALLOONED(pPage))
4270 {
4271 if (fIncZeroPgs)
4272 {
4273 rc = RTFileWrite(hFile, abZeroPg, PAGE_SIZE, NULL);
4274 if (RT_FAILURE(rc))
4275 pCmdHlp->pfnPrintf(pCmdHlp, NULL, "error: RTFileWrite -> %Rrc at GCPhys=%RGp.\n", rc, GCPhys);
4276 }
4277 }
4278 else
4279 {
4280 switch (PGM_PAGE_GET_TYPE(pPage))
4281 {
4282 case PGMPAGETYPE_RAM:
4283 case PGMPAGETYPE_ROM_SHADOW: /* trouble?? */
4284 case PGMPAGETYPE_ROM:
4285 case PGMPAGETYPE_MMIO2:
4286 {
4287 void const *pvPage;
4288 PGMPAGEMAPLOCK Lock;
4289 rc = PGMPhysGCPhys2CCPtrReadOnly(pVM, GCPhys, &pvPage, &Lock);
4290 if (RT_SUCCESS(rc))
4291 {
4292 rc = RTFileWrite(hFile, pvPage, PAGE_SIZE, NULL);
4293 PGMPhysReleasePageMappingLock(pVM, &Lock);
4294 if (RT_FAILURE(rc))
4295 pCmdHlp->pfnPrintf(pCmdHlp, NULL, "error: RTFileWrite -> %Rrc at GCPhys=%RGp.\n", rc, GCPhys);
4296 }
4297 else
4298 pCmdHlp->pfnPrintf(pCmdHlp, NULL, "error: PGMPhysGCPhys2CCPtrReadOnly -> %Rrc at GCPhys=%RGp.\n", rc, GCPhys);
4299 break;
4300 }
4301
4302 default:
4303 AssertFailed();
4304 case PGMPAGETYPE_MMIO2_ALIAS_MMIO:
4305 case PGMPAGETYPE_MMIO:
4306 if (fIncZeroPgs)
4307 {
4308 rc = RTFileWrite(hFile, abZeroPg, PAGE_SIZE, NULL);
4309 if (RT_FAILURE(rc))
4310 pCmdHlp->pfnPrintf(pCmdHlp, NULL, "error: RTFileWrite -> %Rrc at GCPhys=%RGp.\n", rc, GCPhys);
4311 }
4312 break;
4313 }
4314 }
4315
4316
4317 /* advance */
4318 GCPhys += PAGE_SIZE;
4319 pPage++;
4320 }
4321 }
4322 pgmUnlock(pVM);
4323
4324 RTFileClose(hFile);
4325 if (RT_SUCCESS(rc))
4326 return pCmdHlp->pfnPrintf(pCmdHlp, NULL, "Successfully saved physical memory to '%s'.\n", paArgs[0].u.pszString);
4327 return VINF_SUCCESS;
4328}
4329
4330#endif /* VBOX_WITH_DEBUGGER */
4331
4332/**
4333 * pvUser argument of the pgmR3CheckIntegrity*Node callbacks.
4334 */
4335typedef struct PGMCHECKINTARGS
4336{
4337 bool fLeftToRight; /**< true: left-to-right; false: right-to-left. */
4338 PPGMPHYSHANDLER pPrevPhys;
4339 PPGMVIRTHANDLER pPrevVirt;
4340 PPGMPHYS2VIRTHANDLER pPrevPhys2Virt;
4341 PVM pVM;
4342} PGMCHECKINTARGS, *PPGMCHECKINTARGS;
4343
4344/**
4345 * Validate a node in the physical handler tree.
4346 *
4347 * @returns 0 on if ok, other wise 1.
4348 * @param pNode The handler node.
4349 * @param pvUser pVM.
4350 */
4351static DECLCALLBACK(int) pgmR3CheckIntegrityPhysHandlerNode(PAVLROGCPHYSNODECORE pNode, void *pvUser)
4352{
4353 PPGMCHECKINTARGS pArgs = (PPGMCHECKINTARGS)pvUser;
4354 PPGMPHYSHANDLER pCur = (PPGMPHYSHANDLER)pNode;
4355 AssertReleaseReturn(!((uintptr_t)pCur & 7), 1);
4356 AssertReleaseMsg(pCur->Core.Key <= pCur->Core.KeyLast,("pCur=%p %RGp-%RGp %s\n", pCur, pCur->Core.Key, pCur->Core.KeyLast, pCur->pszDesc));
4357 AssertReleaseMsg( !pArgs->pPrevPhys
4358 || (pArgs->fLeftToRight ? pArgs->pPrevPhys->Core.KeyLast < pCur->Core.Key : pArgs->pPrevPhys->Core.KeyLast > pCur->Core.Key),
4359 ("pPrevPhys=%p %RGp-%RGp %s\n"
4360 " pCur=%p %RGp-%RGp %s\n",
4361 pArgs->pPrevPhys, pArgs->pPrevPhys->Core.Key, pArgs->pPrevPhys->Core.KeyLast, pArgs->pPrevPhys->pszDesc,
4362 pCur, pCur->Core.Key, pCur->Core.KeyLast, pCur->pszDesc));
4363 pArgs->pPrevPhys = pCur;
4364 return 0;
4365}
4366
4367
4368/**
4369 * Validate a node in the virtual handler tree.
4370 *
4371 * @returns 0 on if ok, other wise 1.
4372 * @param pNode The handler node.
4373 * @param pvUser pVM.
4374 */
4375static DECLCALLBACK(int) pgmR3CheckIntegrityVirtHandlerNode(PAVLROGCPTRNODECORE pNode, void *pvUser)
4376{
4377 PPGMCHECKINTARGS pArgs = (PPGMCHECKINTARGS)pvUser;
4378 PPGMVIRTHANDLER pCur = (PPGMVIRTHANDLER)pNode;
4379 AssertReleaseReturn(!((uintptr_t)pCur & 7), 1);
4380 AssertReleaseMsg(pCur->Core.Key <= pCur->Core.KeyLast,("pCur=%p %RGv-%RGv %s\n", pCur, pCur->Core.Key, pCur->Core.KeyLast, pCur->pszDesc));
4381 AssertReleaseMsg( !pArgs->pPrevVirt
4382 || (pArgs->fLeftToRight ? pArgs->pPrevVirt->Core.KeyLast < pCur->Core.Key : pArgs->pPrevVirt->Core.KeyLast > pCur->Core.Key),
4383 ("pPrevVirt=%p %RGv-%RGv %s\n"
4384 " pCur=%p %RGv-%RGv %s\n",
4385 pArgs->pPrevVirt, pArgs->pPrevVirt->Core.Key, pArgs->pPrevVirt->Core.KeyLast, pArgs->pPrevVirt->pszDesc,
4386 pCur, pCur->Core.Key, pCur->Core.KeyLast, pCur->pszDesc));
4387 for (unsigned iPage = 0; iPage < pCur->cPages; iPage++)
4388 {
4389 AssertReleaseMsg(pCur->aPhysToVirt[iPage].offVirtHandler == -RT_OFFSETOF(PGMVIRTHANDLER, aPhysToVirt[iPage]),
4390 ("pCur=%p %RGv-%RGv %s\n"
4391 "iPage=%d offVirtHandle=%#x expected %#x\n",
4392 pCur, pCur->Core.Key, pCur->Core.KeyLast, pCur->pszDesc,
4393 iPage, pCur->aPhysToVirt[iPage].offVirtHandler, -RT_OFFSETOF(PGMVIRTHANDLER, aPhysToVirt[iPage])));
4394 }
4395 pArgs->pPrevVirt = pCur;
4396 return 0;
4397}
4398
4399
4400/**
4401 * Validate a node in the virtual handler tree.
4402 *
4403 * @returns 0 on if ok, other wise 1.
4404 * @param pNode The handler node.
4405 * @param pvUser pVM.
4406 */
4407static DECLCALLBACK(int) pgmR3CheckIntegrityPhysToVirtHandlerNode(PAVLROGCPHYSNODECORE pNode, void *pvUser)
4408{
4409 PPGMCHECKINTARGS pArgs = (PPGMCHECKINTARGS)pvUser;
4410 PPGMPHYS2VIRTHANDLER pCur = (PPGMPHYS2VIRTHANDLER)pNode;
4411 AssertReleaseMsgReturn(!((uintptr_t)pCur & 3), ("\n"), 1);
4412 AssertReleaseMsgReturn(!(pCur->offVirtHandler & 3), ("\n"), 1);
4413 AssertReleaseMsg(pCur->Core.Key <= pCur->Core.KeyLast,("pCur=%p %RGp-%RGp\n", pCur, pCur->Core.Key, pCur->Core.KeyLast));
4414 AssertReleaseMsg( !pArgs->pPrevPhys2Virt
4415 || (pArgs->fLeftToRight ? pArgs->pPrevPhys2Virt->Core.KeyLast < pCur->Core.Key : pArgs->pPrevPhys2Virt->Core.KeyLast > pCur->Core.Key),
4416 ("pPrevPhys2Virt=%p %RGp-%RGp\n"
4417 " pCur=%p %RGp-%RGp\n",
4418 pArgs->pPrevPhys2Virt, pArgs->pPrevPhys2Virt->Core.Key, pArgs->pPrevPhys2Virt->Core.KeyLast,
4419 pCur, pCur->Core.Key, pCur->Core.KeyLast));
4420 AssertReleaseMsg( !pArgs->pPrevPhys2Virt
4421 || (pArgs->fLeftToRight ? pArgs->pPrevPhys2Virt->Core.KeyLast < pCur->Core.Key : pArgs->pPrevPhys2Virt->Core.KeyLast > pCur->Core.Key),
4422 ("pPrevPhys2Virt=%p %RGp-%RGp\n"
4423 " pCur=%p %RGp-%RGp\n",
4424 pArgs->pPrevPhys2Virt, pArgs->pPrevPhys2Virt->Core.Key, pArgs->pPrevPhys2Virt->Core.KeyLast,
4425 pCur, pCur->Core.Key, pCur->Core.KeyLast));
4426 AssertReleaseMsg((pCur->offNextAlias & (PGMPHYS2VIRTHANDLER_IN_TREE | PGMPHYS2VIRTHANDLER_IS_HEAD)) == (PGMPHYS2VIRTHANDLER_IN_TREE | PGMPHYS2VIRTHANDLER_IS_HEAD),
4427 ("pCur=%p:{.Core.Key=%RGp, .Core.KeyLast=%RGp, .offVirtHandler=%#RX32, .offNextAlias=%#RX32}\n",
4428 pCur, pCur->Core.Key, pCur->Core.KeyLast, pCur->offVirtHandler, pCur->offNextAlias));
4429 if (pCur->offNextAlias & PGMPHYS2VIRTHANDLER_OFF_MASK)
4430 {
4431 PPGMPHYS2VIRTHANDLER pCur2 = pCur;
4432 for (;;)
4433 {
4434 pCur2 = (PPGMPHYS2VIRTHANDLER)((intptr_t)pCur + (pCur->offNextAlias & PGMPHYS2VIRTHANDLER_OFF_MASK));
4435 AssertReleaseMsg(pCur2 != pCur,
4436 (" pCur=%p:{.Core.Key=%RGp, .Core.KeyLast=%RGp, .offVirtHandler=%#RX32, .offNextAlias=%#RX32}\n",
4437 pCur, pCur->Core.Key, pCur->Core.KeyLast, pCur->offVirtHandler, pCur->offNextAlias));
4438 AssertReleaseMsg((pCur2->offNextAlias & (PGMPHYS2VIRTHANDLER_IN_TREE | PGMPHYS2VIRTHANDLER_IS_HEAD)) == PGMPHYS2VIRTHANDLER_IN_TREE,
4439 (" pCur=%p:{.Core.Key=%RGp, .Core.KeyLast=%RGp, .offVirtHandler=%#RX32, .offNextAlias=%#RX32}\n"
4440 "pCur2=%p:{.Core.Key=%RGp, .Core.KeyLast=%RGp, .offVirtHandler=%#RX32, .offNextAlias=%#RX32}\n",
4441 pCur, pCur->Core.Key, pCur->Core.KeyLast, pCur->offVirtHandler, pCur->offNextAlias,
4442 pCur2, pCur2->Core.Key, pCur2->Core.KeyLast, pCur2->offVirtHandler, pCur2->offNextAlias));
4443 AssertReleaseMsg((pCur2->Core.Key ^ pCur->Core.Key) < PAGE_SIZE,
4444 (" pCur=%p:{.Core.Key=%RGp, .Core.KeyLast=%RGp, .offVirtHandler=%#RX32, .offNextAlias=%#RX32}\n"
4445 "pCur2=%p:{.Core.Key=%RGp, .Core.KeyLast=%RGp, .offVirtHandler=%#RX32, .offNextAlias=%#RX32}\n",
4446 pCur, pCur->Core.Key, pCur->Core.KeyLast, pCur->offVirtHandler, pCur->offNextAlias,
4447 pCur2, pCur2->Core.Key, pCur2->Core.KeyLast, pCur2->offVirtHandler, pCur2->offNextAlias));
4448 AssertReleaseMsg((pCur2->Core.KeyLast ^ pCur->Core.KeyLast) < PAGE_SIZE,
4449 (" pCur=%p:{.Core.Key=%RGp, .Core.KeyLast=%RGp, .offVirtHandler=%#RX32, .offNextAlias=%#RX32}\n"
4450 "pCur2=%p:{.Core.Key=%RGp, .Core.KeyLast=%RGp, .offVirtHandler=%#RX32, .offNextAlias=%#RX32}\n",
4451 pCur, pCur->Core.Key, pCur->Core.KeyLast, pCur->offVirtHandler, pCur->offNextAlias,
4452 pCur2, pCur2->Core.Key, pCur2->Core.KeyLast, pCur2->offVirtHandler, pCur2->offNextAlias));
4453 if (!(pCur2->offNextAlias & PGMPHYS2VIRTHANDLER_OFF_MASK))
4454 break;
4455 }
4456 }
4457
4458 pArgs->pPrevPhys2Virt = pCur;
4459 return 0;
4460}
4461
4462
4463/**
4464 * Perform an integrity check on the PGM component.
4465 *
4466 * @returns VINF_SUCCESS if everything is fine.
4467 * @returns VBox error status after asserting on integrity breach.
4468 * @param pVM The VM handle.
4469 */
4470VMMR3DECL(int) PGMR3CheckIntegrity(PVM pVM)
4471{
4472 AssertReleaseReturn(pVM->pgm.s.offVM, VERR_INTERNAL_ERROR);
4473
4474 /*
4475 * Check the trees.
4476 */
4477 int cErrors = 0;
4478 const static PGMCHECKINTARGS s_LeftToRight = { true, NULL, NULL, NULL, pVM };
4479 const static PGMCHECKINTARGS s_RightToLeft = { false, NULL, NULL, NULL, pVM };
4480 PGMCHECKINTARGS Args = s_LeftToRight;
4481 cErrors += RTAvlroGCPhysDoWithAll(&pVM->pgm.s.pTreesR3->PhysHandlers, true, pgmR3CheckIntegrityPhysHandlerNode, &Args);
4482 Args = s_RightToLeft;
4483 cErrors += RTAvlroGCPhysDoWithAll(&pVM->pgm.s.pTreesR3->PhysHandlers, false, pgmR3CheckIntegrityPhysHandlerNode, &Args);
4484 Args = s_LeftToRight;
4485 cErrors += RTAvlroGCPtrDoWithAll( &pVM->pgm.s.pTreesR3->VirtHandlers, true, pgmR3CheckIntegrityVirtHandlerNode, &Args);
4486 Args = s_RightToLeft;
4487 cErrors += RTAvlroGCPtrDoWithAll( &pVM->pgm.s.pTreesR3->VirtHandlers, false, pgmR3CheckIntegrityVirtHandlerNode, &Args);
4488 Args = s_LeftToRight;
4489 cErrors += RTAvlroGCPtrDoWithAll( &pVM->pgm.s.pTreesR3->HyperVirtHandlers, true, pgmR3CheckIntegrityVirtHandlerNode, &Args);
4490 Args = s_RightToLeft;
4491 cErrors += RTAvlroGCPtrDoWithAll( &pVM->pgm.s.pTreesR3->HyperVirtHandlers, false, pgmR3CheckIntegrityVirtHandlerNode, &Args);
4492 Args = s_LeftToRight;
4493 cErrors += RTAvlroGCPhysDoWithAll(&pVM->pgm.s.pTreesR3->PhysToVirtHandlers, true, pgmR3CheckIntegrityPhysToVirtHandlerNode, &Args);
4494 Args = s_RightToLeft;
4495 cErrors += RTAvlroGCPhysDoWithAll(&pVM->pgm.s.pTreesR3->PhysToVirtHandlers, false, pgmR3CheckIntegrityPhysToVirtHandlerNode, &Args);
4496
4497 return !cErrors ? VINF_SUCCESS : VERR_INTERNAL_ERROR;
4498}
4499
Note: See TracBrowser for help on using the repository browser.

© 2023 Oracle
Contact – Privacy policy – Terms of Use