[72074] | 1 | /* $Id: UartCore.cpp 103425 2024-02-19 11:12:14Z vboxsync $ */
|
---|
| 2 | /** @file
|
---|
[73135] | 3 | * UartCore - UART (16550A up to 16950) emulation.
|
---|
[72074] | 4 | *
|
---|
| 5 | * The documentation for this device was taken from the PC16550D spec from TI.
|
---|
| 6 | */
|
---|
| 7 |
|
---|
| 8 | /*
|
---|
[98103] | 9 | * Copyright (C) 2018-2023 Oracle and/or its affiliates.
|
---|
[72074] | 10 | *
|
---|
[96407] | 11 | * This file is part of VirtualBox base platform packages, as
|
---|
| 12 | * available from https://www.virtualbox.org.
|
---|
| 13 | *
|
---|
| 14 | * This program is free software; you can redistribute it and/or
|
---|
| 15 | * modify it under the terms of the GNU General Public License
|
---|
| 16 | * as published by the Free Software Foundation, in version 3 of the
|
---|
| 17 | * License.
|
---|
| 18 | *
|
---|
| 19 | * This program is distributed in the hope that it will be useful, but
|
---|
| 20 | * WITHOUT ANY WARRANTY; without even the implied warranty of
|
---|
| 21 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
---|
| 22 | * General Public License for more details.
|
---|
| 23 | *
|
---|
| 24 | * You should have received a copy of the GNU General Public License
|
---|
| 25 | * along with this program; if not, see <https://www.gnu.org/licenses>.
|
---|
| 26 | *
|
---|
| 27 | * SPDX-License-Identifier: GPL-3.0-only
|
---|
[72074] | 28 | */
|
---|
| 29 |
|
---|
[72078] | 30 |
|
---|
[72074] | 31 | /*********************************************************************************************************************************
|
---|
| 32 | * Header Files *
|
---|
| 33 | *********************************************************************************************************************************/
|
---|
| 34 | #define LOG_GROUP LOG_GROUP_DEV_SERIAL
|
---|
[73243] | 35 | #include <VBox/vmm/tm.h>
|
---|
[73299] | 36 | #include <iprt/log.h>
|
---|
[73135] | 37 | #include <iprt/uuid.h>
|
---|
[72074] | 38 | #include <iprt/assert.h>
|
---|
| 39 |
|
---|
| 40 | #include "VBoxDD.h"
|
---|
[73135] | 41 | #include "UartCore.h"
|
---|
[72074] | 42 |
|
---|
[72078] | 43 |
|
---|
[72074] | 44 | /*********************************************************************************************************************************
|
---|
| 45 | * Defined Constants And Macros *
|
---|
| 46 | *********************************************************************************************************************************/
|
---|
| 47 |
|
---|
[72078] | 48 | /** The RBR/DLL register index (from the base of the port range). */
|
---|
| 49 | #define UART_REG_RBR_DLL_INDEX 0
|
---|
[72074] | 50 |
|
---|
[72078] | 51 | /** The THR/DLL register index (from the base of the port range). */
|
---|
| 52 | #define UART_REG_THR_DLL_INDEX 0
|
---|
| 53 |
|
---|
| 54 | /** The IER/DLM register index (from the base of the port range). */
|
---|
| 55 | #define UART_REG_IER_DLM_INDEX 1
|
---|
| 56 | /** Enable received data available interrupt */
|
---|
| 57 | # define UART_REG_IER_ERBFI RT_BIT(0)
|
---|
| 58 | /** Enable transmitter holding register empty interrupt */
|
---|
| 59 | # define UART_REG_IER_ETBEI RT_BIT(1)
|
---|
| 60 | /** Enable receiver line status interrupt */
|
---|
| 61 | # define UART_REG_IER_ELSI RT_BIT(2)
|
---|
| 62 | /** Enable modem status interrupt. */
|
---|
| 63 | # define UART_REG_IER_EDSSI RT_BIT(3)
|
---|
[73243] | 64 | /** Sleep mode enable. */
|
---|
| 65 | # define UART_REG_IER_SLEEP_MODE_EN RT_BIT(4)
|
---|
| 66 | /** Low power mode enable. */
|
---|
| 67 | # define UART_REG_IER_LP_MODE_EN RT_BIT(5)
|
---|
[72078] | 68 | /** Mask of writeable bits. */
|
---|
| 69 | # define UART_REG_IER_MASK_WR 0x0f
|
---|
[73243] | 70 | /** Mask of writeable bits for 16750+. */
|
---|
| 71 | # define UART_REG_IER_MASK_WR_16750 0x3f
|
---|
[72078] | 72 |
|
---|
| 73 | /** The IIR register index (from the base of the port range). */
|
---|
| 74 | #define UART_REG_IIR_INDEX 2
|
---|
| 75 | /** Interrupt Pending - high means no interrupt pending. */
|
---|
| 76 | # define UART_REG_IIR_IP_NO_INT RT_BIT(0)
|
---|
| 77 | /** Interrupt identification mask. */
|
---|
| 78 | # define UART_REG_IIR_ID_MASK 0x0e
|
---|
| 79 | /** Sets the interrupt identification to the given value. */
|
---|
[72132] | 80 | # define UART_REG_IIR_ID_SET(a_Val) (((a_Val) << 1) & UART_REG_IIR_ID_MASK)
|
---|
[73636] | 81 | /** Gets the interrupt identification from the given IIR register value. */
|
---|
[73712] | 82 | # define UART_REG_IIR_ID_GET(a_Val) (((a_Val) & UART_REG_IIR_ID_MASK) >> 1)
|
---|
[72078] | 83 | /** Receiver Line Status interrupt. */
|
---|
| 84 | # define UART_REG_IIR_ID_RCL 0x3
|
---|
[72118] | 85 | /** Received Data Available interrupt. */
|
---|
[72078] | 86 | # define UART_REG_IIR_ID_RDA 0x2
|
---|
| 87 | /** Character Timeou Indicator interrupt. */
|
---|
| 88 | # define UART_REG_IIR_ID_CTI 0x6
|
---|
| 89 | /** Transmitter Holding Register Empty interrupt. */
|
---|
| 90 | # define UART_REG_IIR_ID_THRE 0x1
|
---|
| 91 | /** Modem Status interrupt. */
|
---|
| 92 | # define UART_REG_IIR_ID_MS 0x0
|
---|
[73243] | 93 | /** 64 byte FIFOs enabled (15750+ only). */
|
---|
| 94 | # define UART_REG_IIR_64BYTE_FIFOS_EN RT_BIT(5)
|
---|
[72078] | 95 | /** FIFOs enabled. */
|
---|
| 96 | # define UART_REG_IIR_FIFOS_EN 0xc0
|
---|
[72118] | 97 | /** Bits relevant for checking whether the interrupt status has changed. */
|
---|
| 98 | # define UART_REG_IIR_CHANGED_MASK 0x0f
|
---|
[72078] | 99 |
|
---|
| 100 | /** The FCR register index (from the base of the port range). */
|
---|
| 101 | #define UART_REG_FCR_INDEX 2
|
---|
| 102 | /** Enable the TX/RX FIFOs. */
|
---|
| 103 | # define UART_REG_FCR_FIFO_EN RT_BIT(0)
|
---|
| 104 | /** Reset the receive FIFO. */
|
---|
| 105 | # define UART_REG_FCR_RCV_FIFO_RST RT_BIT(1)
|
---|
| 106 | /** Reset the transmit FIFO. */
|
---|
| 107 | # define UART_REG_FCR_XMIT_FIFO_RST RT_BIT(2)
|
---|
| 108 | /** DMA Mode Select. */
|
---|
| 109 | # define UART_REG_FCR_DMA_MODE_SEL RT_BIT(3)
|
---|
[73243] | 110 | /** 64 Byte FIFO enable (15750+ only). */
|
---|
| 111 | # define UART_REG_FCR_64BYTE_FIFO_EN RT_BIT(5)
|
---|
[72078] | 112 | /** Receiver level interrupt trigger. */
|
---|
| 113 | # define UART_REG_FCR_RCV_LVL_IRQ_MASK 0xc0
|
---|
| 114 | /** Returns the receive level trigger value from the given FCR register. */
|
---|
| 115 | # define UART_REG_FCR_RCV_LVL_IRQ_GET(a_Fcr) (((a_Fcr) & UART_REG_FCR_RCV_LVL_IRQ_MASK) >> 6)
|
---|
[72195] | 116 | /** RCV Interrupt trigger level - 1 byte. */
|
---|
| 117 | # define UART_REG_FCR_RCV_LVL_IRQ_1 0x0
|
---|
| 118 | /** RCV Interrupt trigger level - 4 bytes. */
|
---|
| 119 | # define UART_REG_FCR_RCV_LVL_IRQ_4 0x1
|
---|
| 120 | /** RCV Interrupt trigger level - 8 bytes. */
|
---|
| 121 | # define UART_REG_FCR_RCV_LVL_IRQ_8 0x2
|
---|
| 122 | /** RCV Interrupt trigger level - 14 bytes. */
|
---|
| 123 | # define UART_REG_FCR_RCV_LVL_IRQ_14 0x3
|
---|
[72078] | 124 | /** Mask of writeable bits. */
|
---|
| 125 | # define UART_REG_FCR_MASK_WR 0xcf
|
---|
[72195] | 126 | /** Mask of sticky bits. */
|
---|
[73243] | 127 | # define UART_REG_FCR_MASK_STICKY 0xe9
|
---|
[72078] | 128 |
|
---|
| 129 | /** The LCR register index (from the base of the port range). */
|
---|
| 130 | #define UART_REG_LCR_INDEX 3
|
---|
| 131 | /** Word Length Select Mask. */
|
---|
| 132 | # define UART_REG_LCR_WLS_MASK 0x3
|
---|
| 133 | /** Returns the WLS value form the given LCR register value. */
|
---|
| 134 | # define UART_REG_LCR_WLS_GET(a_Lcr) ((a_Lcr) & UART_REG_LCR_WLS_MASK)
|
---|
| 135 | /** Number of stop bits. */
|
---|
| 136 | # define UART_REG_LCR_STB RT_BIT(2)
|
---|
| 137 | /** Parity Enable. */
|
---|
| 138 | # define UART_REG_LCR_PEN RT_BIT(3)
|
---|
| 139 | /** Even Parity. */
|
---|
| 140 | # define UART_REG_LCR_EPS RT_BIT(4)
|
---|
| 141 | /** Stick parity. */
|
---|
| 142 | # define UART_REG_LCR_PAR_STICK RT_BIT(5)
|
---|
| 143 | /** Set Break. */
|
---|
| 144 | # define UART_REG_LCR_BRK_SET RT_BIT(6)
|
---|
| 145 | /** Divisor Latch Access Bit. */
|
---|
| 146 | # define UART_REG_LCR_DLAB RT_BIT(7)
|
---|
| 147 |
|
---|
| 148 | /** The MCR register index (from the base of the port range). */
|
---|
| 149 | #define UART_REG_MCR_INDEX 4
|
---|
| 150 | /** Data Terminal Ready. */
|
---|
| 151 | # define UART_REG_MCR_DTR RT_BIT(0)
|
---|
| 152 | /** Request To Send. */
|
---|
| 153 | # define UART_REG_MCR_RTS RT_BIT(1)
|
---|
| 154 | /** Out1. */
|
---|
| 155 | # define UART_REG_MCR_OUT1 RT_BIT(2)
|
---|
| 156 | /** Out2. */
|
---|
| 157 | # define UART_REG_MCR_OUT2 RT_BIT(3)
|
---|
| 158 | /** Loopback connection. */
|
---|
| 159 | # define UART_REG_MCR_LOOP RT_BIT(4)
|
---|
[73243] | 160 | /** Flow Control Enable (15750+ only). */
|
---|
| 161 | # define UART_REG_MCR_AFE RT_BIT(5)
|
---|
| 162 | /** Mask of writeable bits (15450 and 15550A). */
|
---|
[72078] | 163 | # define UART_REG_MCR_MASK_WR 0x1f
|
---|
[73243] | 164 | /** Mask of writeable bits (15750+). */
|
---|
| 165 | # define UART_REG_MCR_MASK_WR_15750 0x3f
|
---|
[72078] | 166 |
|
---|
| 167 | /** The LSR register index (from the base of the port range). */
|
---|
| 168 | #define UART_REG_LSR_INDEX 5
|
---|
| 169 | /** Data Ready. */
|
---|
| 170 | # define UART_REG_LSR_DR RT_BIT(0)
|
---|
| 171 | /** Overrun Error. */
|
---|
| 172 | # define UART_REG_LSR_OE RT_BIT(1)
|
---|
| 173 | /** Parity Error. */
|
---|
| 174 | # define UART_REG_LSR_PE RT_BIT(2)
|
---|
| 175 | /** Framing Error. */
|
---|
| 176 | # define UART_REG_LSR_FE RT_BIT(3)
|
---|
| 177 | /** Break Interrupt. */
|
---|
| 178 | # define UART_REG_LSR_BI RT_BIT(4)
|
---|
| 179 | /** Transmitter Holding Register. */
|
---|
| 180 | # define UART_REG_LSR_THRE RT_BIT(5)
|
---|
| 181 | /** Transmitter Empty. */
|
---|
| 182 | # define UART_REG_LSR_TEMT RT_BIT(6)
|
---|
| 183 | /** Error in receiver FIFO. */
|
---|
| 184 | # define UART_REG_LSR_RCV_FIFO_ERR RT_BIT(7)
|
---|
[72118] | 185 | /** The bits to check in this register when checking for the RCL interrupt. */
|
---|
| 186 | # define UART_REG_LSR_BITS_IIR_RCL 0x1e
|
---|
[72078] | 187 |
|
---|
| 188 | /** The MSR register index (from the base of the port range). */
|
---|
| 189 | #define UART_REG_MSR_INDEX 6
|
---|
| 190 | /** Delta Clear to Send. */
|
---|
| 191 | # define UART_REG_MSR_DCTS RT_BIT(0)
|
---|
| 192 | /** Delta Data Set Ready. */
|
---|
| 193 | # define UART_REG_MSR_DDSR RT_BIT(1)
|
---|
| 194 | /** Trailing Edge Ring Indicator. */
|
---|
| 195 | # define UART_REG_MSR_TERI RT_BIT(2)
|
---|
| 196 | /** Delta Data Carrier Detect. */
|
---|
| 197 | # define UART_REG_MSR_DDCD RT_BIT(3)
|
---|
| 198 | /** Clear to Send. */
|
---|
| 199 | # define UART_REG_MSR_CTS RT_BIT(4)
|
---|
| 200 | /** Data Set Ready. */
|
---|
| 201 | # define UART_REG_MSR_DSR RT_BIT(5)
|
---|
| 202 | /** Ring Indicator. */
|
---|
| 203 | # define UART_REG_MSR_RI RT_BIT(6)
|
---|
| 204 | /** Data Carrier Detect. */
|
---|
[72083] | 205 | # define UART_REG_MSR_DCD RT_BIT(7)
|
---|
[72118] | 206 | /** The bits to check in this register when checking for the MS interrupt. */
|
---|
| 207 | # define UART_REG_MSR_BITS_IIR_MS 0x0f
|
---|
[72078] | 208 |
|
---|
| 209 | /** The SCR register index (from the base of the port range). */
|
---|
| 210 | #define UART_REG_SCR_INDEX 7
|
---|
| 211 |
|
---|
[72118] | 212 | /** Set the specified bits in the given register. */
|
---|
| 213 | #define UART_REG_SET(a_Reg, a_Set) ((a_Reg) |= (a_Set))
|
---|
| 214 | /** Clear the specified bits in the given register. */
|
---|
| 215 | #define UART_REG_CLR(a_Reg, a_Clr) ((a_Reg) &= ~(a_Clr))
|
---|
[72078] | 216 |
|
---|
[72118] | 217 |
|
---|
[72074] | 218 | /*********************************************************************************************************************************
|
---|
| 219 | * Structures and Typedefs *
|
---|
| 220 | *********************************************************************************************************************************/
|
---|
| 221 |
|
---|
| 222 | #ifndef VBOX_DEVICE_STRUCT_TESTCASE
|
---|
| 223 |
|
---|
[72083] | 224 |
|
---|
| 225 | /*********************************************************************************************************************************
|
---|
| 226 | * Global Variables *
|
---|
| 227 | *********************************************************************************************************************************/
|
---|
[73243] | 228 |
|
---|
[72083] | 229 | #ifdef IN_RING3
|
---|
| 230 | /**
|
---|
[73243] | 231 | * FIFO ITL levels.
|
---|
| 232 | */
|
---|
| 233 | static struct
|
---|
| 234 | {
|
---|
| 235 | /** ITL level for a 16byte FIFO. */
|
---|
| 236 | uint8_t cbItl16;
|
---|
| 237 | /** ITL level for a 64byte FIFO. */
|
---|
| 238 | uint8_t cbItl64;
|
---|
| 239 | } s_aFifoItl[] =
|
---|
| 240 | {
|
---|
| 241 | /* cbItl16 cbItl64 */
|
---|
| 242 | { 1, 1 },
|
---|
| 243 | { 4, 16 },
|
---|
| 244 | { 8, 32 },
|
---|
| 245 | { 14, 56 }
|
---|
| 246 | };
|
---|
| 247 |
|
---|
| 248 |
|
---|
| 249 | /**
|
---|
[72083] | 250 | * String versions of the parity enum.
|
---|
| 251 | */
|
---|
| 252 | static const char *s_aszParity[] =
|
---|
| 253 | {
|
---|
| 254 | "INVALID",
|
---|
| 255 | "NONE",
|
---|
| 256 | "EVEN",
|
---|
| 257 | "ODD",
|
---|
| 258 | "MARK",
|
---|
| 259 | "SPACE",
|
---|
| 260 | "INVALID"
|
---|
| 261 | };
|
---|
| 262 |
|
---|
| 263 |
|
---|
| 264 | /**
|
---|
| 265 | * String versions of the stop bits enum.
|
---|
| 266 | */
|
---|
| 267 | static const char *s_aszStopBits[] =
|
---|
| 268 | {
|
---|
| 269 | "INVALID",
|
---|
| 270 | "1",
|
---|
| 271 | "1.5",
|
---|
| 272 | "2",
|
---|
| 273 | "INVALID"
|
---|
| 274 | };
|
---|
| 275 | #endif
|
---|
| 276 |
|
---|
| 277 |
|
---|
| 278 | /*********************************************************************************************************************************
|
---|
| 279 | * Internal Functions *
|
---|
| 280 | *********************************************************************************************************************************/
|
---|
| 281 |
|
---|
| 282 |
|
---|
| 283 | /**
|
---|
| 284 | * Updates the IRQ state based on the current device state.
|
---|
| 285 | *
|
---|
[81893] | 286 | * @param pDevIns The device instance.
|
---|
| 287 | * @param pThis The shared serial port instance data.
|
---|
| 288 | * @param pThisCC The serial port instance data for the current context.
|
---|
[72083] | 289 | */
|
---|
[81893] | 290 | static void uartIrqUpdate(PPDMDEVINS pDevIns, PUARTCORE pThis, PUARTCORECC pThisCC)
|
---|
[72083] | 291 | {
|
---|
[72132] | 292 | LogFlowFunc(("pThis=%#p\n", pThis));
|
---|
| 293 |
|
---|
[72118] | 294 | /*
|
---|
| 295 | * The interrupt uses a priority scheme, only the interrupt with the
|
---|
| 296 | * highest priority is indicated in the interrupt identification register.
|
---|
| 297 | *
|
---|
| 298 | * The priorities are as follows (high to low):
|
---|
| 299 | * * Receiver line status
|
---|
| 300 | * * Received data available
|
---|
| 301 | * * Character timeout indication (only in FIFO mode).
|
---|
| 302 | * * Transmitter holding register empty
|
---|
| 303 | * * Modem status change.
|
---|
| 304 | */
|
---|
| 305 | uint8_t uRegIirNew = UART_REG_IIR_IP_NO_INT;
|
---|
| 306 | if ( (pThis->uRegLsr & UART_REG_LSR_BITS_IIR_RCL)
|
---|
| 307 | && (pThis->uRegIer & UART_REG_IER_ELSI))
|
---|
| 308 | uRegIirNew = UART_REG_IIR_ID_SET(UART_REG_IIR_ID_RCL);
|
---|
[73243] | 309 | else if ( (pThis->uRegIer & UART_REG_IER_ERBFI)
|
---|
| 310 | && pThis->fIrqCtiPending)
|
---|
| 311 | uRegIirNew = UART_REG_IIR_ID_SET(UART_REG_IIR_ID_CTI);
|
---|
[72118] | 312 | else if ( (pThis->uRegLsr & UART_REG_LSR_DR)
|
---|
[72195] | 313 | && (pThis->uRegIer & UART_REG_IER_ERBFI)
|
---|
| 314 | && ( !(pThis->uRegFcr & UART_REG_FCR_FIFO_EN)
|
---|
| 315 | || pThis->FifoRecv.cbUsed >= pThis->FifoRecv.cbItl))
|
---|
[72118] | 316 | uRegIirNew = UART_REG_IIR_ID_SET(UART_REG_IIR_ID_RDA);
|
---|
[75314] | 317 | else if ( (pThis->uRegIer & UART_REG_IER_ETBEI)
|
---|
[73636] | 318 | && pThis->fThreEmptyPending)
|
---|
[72118] | 319 | uRegIirNew = UART_REG_IIR_ID_SET(UART_REG_IIR_ID_THRE);
|
---|
| 320 | else if ( (pThis->uRegMsr & UART_REG_MSR_BITS_IIR_MS)
|
---|
| 321 | && (pThis->uRegIer & UART_REG_IER_EDSSI))
|
---|
[72132] | 322 | uRegIirNew = UART_REG_IIR_ID_SET(UART_REG_IIR_ID_MS);
|
---|
[72118] | 323 |
|
---|
[72132] | 324 | LogFlowFunc((" uRegIirNew=%#x uRegIir=%#x\n", uRegIirNew, pThis->uRegIir));
|
---|
[72118] | 325 |
|
---|
| 326 | if (uRegIirNew != (pThis->uRegIir & UART_REG_IIR_CHANGED_MASK))
|
---|
[72132] | 327 | LogFlow((" Interrupt source changed from %#x -> %#x (IRQ %d -> %d)\n",
|
---|
| 328 | pThis->uRegIir, uRegIirNew,
|
---|
| 329 | pThis->uRegIir == UART_REG_IIR_IP_NO_INT ? 0 : 1,
|
---|
| 330 | uRegIirNew == UART_REG_IIR_IP_NO_INT ? 0 : 1));
|
---|
| 331 | else
|
---|
| 332 | LogFlow((" No change in interrupt source\n"));
|
---|
[72118] | 333 |
|
---|
[88536] | 334 | /*
|
---|
| 335 | * Set interrupt value accordingly. As this is an ISA device most guests
|
---|
| 336 | * configure the IRQ as edge triggered instead of level triggered.
|
---|
| 337 | * So this needs to be done everytime, even if the internal interrupt state
|
---|
| 338 | * doesn't change in order to avoid the guest losing interrupts (reading one byte at
|
---|
| 339 | * a time from the FIFO for instance which doesn't change the interrupt source).
|
---|
| 340 | */
|
---|
| 341 | if (uRegIirNew == UART_REG_IIR_IP_NO_INT)
|
---|
| 342 | pThisCC->pfnUartIrqReq(pDevIns, pThis, pThis->iLUN, 0);
|
---|
| 343 | else
|
---|
| 344 | pThisCC->pfnUartIrqReq(pDevIns, pThis, pThis->iLUN, 1);
|
---|
| 345 |
|
---|
[72118] | 346 | if (pThis->uRegFcr & UART_REG_FCR_FIFO_EN)
|
---|
| 347 | uRegIirNew |= UART_REG_IIR_FIFOS_EN;
|
---|
[73243] | 348 | if (pThis->uRegFcr & UART_REG_FCR_64BYTE_FIFO_EN)
|
---|
| 349 | uRegIirNew |= UART_REG_IIR_64BYTE_FIFOS_EN;
|
---|
[72118] | 350 |
|
---|
| 351 | pThis->uRegIir = uRegIirNew;
|
---|
[72083] | 352 | }
|
---|
| 353 |
|
---|
| 354 |
|
---|
[72195] | 355 | /**
|
---|
[73712] | 356 | * Returns the amount of bytes stored in the given FIFO.
|
---|
[72195] | 357 | *
|
---|
[73713] | 358 | * @returns Amount of bytes stored in the FIFO.
|
---|
[72195] | 359 | * @param pFifo The FIFO.
|
---|
| 360 | */
|
---|
[73712] | 361 | DECLINLINE(size_t) uartFifoUsedGet(PUARTFIFO pFifo)
|
---|
[72195] | 362 | {
|
---|
[73712] | 363 | return pFifo->cbUsed;
|
---|
[72195] | 364 | }
|
---|
| 365 |
|
---|
| 366 |
|
---|
| 367 | /**
|
---|
| 368 | * Puts a new character into the given FIFO.
|
---|
| 369 | *
|
---|
| 370 | * @returns Flag whether the FIFO overflowed.
|
---|
| 371 | * @param pFifo The FIFO to put the data into.
|
---|
| 372 | * @param fOvrWr Flag whether to overwrite data if the FIFO is full.
|
---|
| 373 | * @param bData The data to add.
|
---|
| 374 | */
|
---|
[73135] | 375 | DECLINLINE(bool) uartFifoPut(PUARTFIFO pFifo, bool fOvrWr, uint8_t bData)
|
---|
[72195] | 376 | {
|
---|
[73243] | 377 | if (fOvrWr || pFifo->cbUsed < pFifo->cbMax)
|
---|
[72195] | 378 | {
|
---|
| 379 | pFifo->abBuf[pFifo->offWrite] = bData;
|
---|
[73243] | 380 | pFifo->offWrite = (pFifo->offWrite + 1) % pFifo->cbMax;
|
---|
[72195] | 381 | }
|
---|
| 382 |
|
---|
| 383 | bool fOverFlow = false;
|
---|
[73243] | 384 | if (pFifo->cbUsed < pFifo->cbMax)
|
---|
[72195] | 385 | pFifo->cbUsed++;
|
---|
| 386 | else
|
---|
| 387 | {
|
---|
| 388 | fOverFlow = true;
|
---|
| 389 | if (fOvrWr) /* Advance the read position to account for the lost character. */
|
---|
[73243] | 390 | pFifo->offRead = (pFifo->offRead + 1) % pFifo->cbMax;
|
---|
[72195] | 391 | }
|
---|
| 392 |
|
---|
| 393 | return fOverFlow;
|
---|
| 394 | }
|
---|
| 395 |
|
---|
| 396 |
|
---|
| 397 | /**
|
---|
| 398 | * Returns the next character in the FIFO.
|
---|
| 399 | *
|
---|
| 400 | * @return Next byte in the FIFO.
|
---|
| 401 | * @param pFifo The FIFO to get data from.
|
---|
| 402 | */
|
---|
[73135] | 403 | DECLINLINE(uint8_t) uartFifoGet(PUARTFIFO pFifo)
|
---|
[72195] | 404 | {
|
---|
| 405 | uint8_t bRet = 0;
|
---|
| 406 |
|
---|
| 407 | if (pFifo->cbUsed)
|
---|
| 408 | {
|
---|
| 409 | bRet = pFifo->abBuf[pFifo->offRead];
|
---|
[73243] | 410 | pFifo->offRead = (pFifo->offRead + 1) % pFifo->cbMax;
|
---|
[72195] | 411 | pFifo->cbUsed--;
|
---|
| 412 | }
|
---|
| 413 |
|
---|
| 414 | return bRet;
|
---|
| 415 | }
|
---|
| 416 |
|
---|
[81893] | 417 | #ifdef IN_RING3
|
---|
[72195] | 418 |
|
---|
| 419 | /**
|
---|
[73712] | 420 | * Clears the given FIFO.
|
---|
| 421 | *
|
---|
| 422 | * @param pFifo The FIFO to clear.
|
---|
| 423 | */
|
---|
| 424 | DECLINLINE(void) uartFifoClear(PUARTFIFO pFifo)
|
---|
| 425 | {
|
---|
| 426 | memset(&pFifo->abBuf[0], 0, sizeof(pFifo->abBuf));
|
---|
| 427 | pFifo->cbUsed = 0;
|
---|
| 428 | pFifo->offWrite = 0;
|
---|
| 429 | pFifo->offRead = 0;
|
---|
| 430 | }
|
---|
| 431 |
|
---|
| 432 |
|
---|
| 433 | /**
|
---|
| 434 | * Returns the amount of free bytes in the given FIFO.
|
---|
| 435 | *
|
---|
| 436 | * @returns The amount of bytes free in the given FIFO.
|
---|
| 437 | * @param pFifo The FIFO.
|
---|
| 438 | */
|
---|
| 439 | DECLINLINE(size_t) uartFifoFreeGet(PUARTFIFO pFifo)
|
---|
| 440 | {
|
---|
| 441 | return pFifo->cbMax - pFifo->cbUsed;
|
---|
| 442 | }
|
---|
| 443 |
|
---|
| 444 |
|
---|
| 445 | /**
|
---|
[72195] | 446 | * Tries to copy the requested amount of data from the given FIFO into the provided buffer.
|
---|
| 447 | *
|
---|
| 448 | * @returns Amount of bytes actually copied.
|
---|
| 449 | * @param pFifo The FIFO to copy data from.
|
---|
| 450 | * @param pvDst Where to copy the data to.
|
---|
| 451 | * @param cbCopy How much to copy.
|
---|
| 452 | */
|
---|
[73135] | 453 | DECLINLINE(size_t) uartFifoCopyTo(PUARTFIFO pFifo, void *pvDst, size_t cbCopy)
|
---|
[72195] | 454 | {
|
---|
| 455 | size_t cbCopied = 0;
|
---|
| 456 | uint8_t *pbDst = (uint8_t *)pvDst;
|
---|
| 457 |
|
---|
| 458 | cbCopy = RT_MIN(cbCopy, pFifo->cbUsed);
|
---|
| 459 | while (cbCopy)
|
---|
| 460 | {
|
---|
[73300] | 461 | uint8_t cbThisCopy = (uint8_t)RT_MIN(cbCopy, (uint8_t)(pFifo->cbMax - pFifo->offRead));
|
---|
[72195] | 462 | memcpy(pbDst, &pFifo->abBuf[pFifo->offRead], cbThisCopy);
|
---|
| 463 |
|
---|
[73243] | 464 | pFifo->offRead = (pFifo->offRead + cbThisCopy) % pFifo->cbMax;
|
---|
[72195] | 465 | pFifo->cbUsed -= cbThisCopy;
|
---|
| 466 | pbDst += cbThisCopy;
|
---|
| 467 | cbCopied += cbThisCopy;
|
---|
| 468 | cbCopy -= cbThisCopy;
|
---|
| 469 | }
|
---|
| 470 |
|
---|
| 471 | return cbCopied;
|
---|
| 472 | }
|
---|
| 473 |
|
---|
| 474 |
|
---|
[73301] | 475 | #if 0 /* unused */
|
---|
[72195] | 476 | /**
|
---|
| 477 | * Tries to copy the requested amount of data from the provided buffer into the given FIFO.
|
---|
| 478 | *
|
---|
| 479 | * @returns Amount of bytes actually copied.
|
---|
| 480 | * @param pFifo The FIFO to copy data to.
|
---|
| 481 | * @param pvSrc Where to copy the data from.
|
---|
| 482 | * @param cbCopy How much to copy.
|
---|
| 483 | */
|
---|
[73135] | 484 | DECLINLINE(size_t) uartFifoCopyFrom(PUARTFIFO pFifo, void *pvSrc, size_t cbCopy)
|
---|
[72195] | 485 | {
|
---|
| 486 | size_t cbCopied = 0;
|
---|
| 487 | uint8_t *pbSrc = (uint8_t *)pvSrc;
|
---|
| 488 |
|
---|
[73135] | 489 | cbCopy = RT_MIN(cbCopy, uartFifoFreeGet(pFifo));
|
---|
[72195] | 490 | while (cbCopy)
|
---|
| 491 | {
|
---|
[73300] | 492 | uint8_t cbThisCopy = (uint8_t)RT_MIN(cbCopy, (uint8_t)(pFifo->cbMax - pFifo->offWrite));
|
---|
[72195] | 493 | memcpy(&pFifo->abBuf[pFifo->offWrite], pbSrc, cbThisCopy);
|
---|
| 494 |
|
---|
[73243] | 495 | pFifo->offWrite = (pFifo->offWrite + cbThisCopy) % pFifo->cbMax;
|
---|
[72195] | 496 | pFifo->cbUsed += cbThisCopy;
|
---|
| 497 | pbSrc += cbThisCopy;
|
---|
| 498 | cbCopied += cbThisCopy;
|
---|
| 499 | cbCopy -= cbThisCopy;
|
---|
| 500 | }
|
---|
| 501 |
|
---|
| 502 | return cbCopied;
|
---|
| 503 | }
|
---|
[73301] | 504 | #endif
|
---|
[72195] | 505 |
|
---|
| 506 |
|
---|
[72083] | 507 | /**
|
---|
[72195] | 508 | * Updates the delta bits for the given MSR register value which has the status line
|
---|
| 509 | * bits set.
|
---|
| 510 | *
|
---|
[81893] | 511 | * @param pDevIns The device instance.
|
---|
| 512 | * @param pThis The shared serial port instance data.
|
---|
| 513 | * @param pThisCC The serial port instance data for the current context.
|
---|
[72195] | 514 | * @param uMsrSts MSR value with the appropriate status bits set.
|
---|
| 515 | */
|
---|
[81893] | 516 | static void uartR3MsrUpdate(PPDMDEVINS pDevIns, PUARTCORE pThis, PUARTCORECC pThisCC, uint8_t uMsrSts)
|
---|
[72195] | 517 | {
|
---|
| 518 | /* Compare current and new states and set remaining bits accordingly. */
|
---|
| 519 | if ((uMsrSts & UART_REG_MSR_CTS) != (pThis->uRegMsr & UART_REG_MSR_CTS))
|
---|
| 520 | uMsrSts |= UART_REG_MSR_DCTS;
|
---|
| 521 | if ((uMsrSts & UART_REG_MSR_DSR) != (pThis->uRegMsr & UART_REG_MSR_DSR))
|
---|
| 522 | uMsrSts |= UART_REG_MSR_DDSR;
|
---|
| 523 | if ((uMsrSts & UART_REG_MSR_RI) != 0 && (pThis->uRegMsr & UART_REG_MSR_RI) == 0)
|
---|
| 524 | uMsrSts |= UART_REG_MSR_TERI;
|
---|
| 525 | if ((uMsrSts & UART_REG_MSR_DCD) != (pThis->uRegMsr & UART_REG_MSR_DCD))
|
---|
| 526 | uMsrSts |= UART_REG_MSR_DDCD;
|
---|
| 527 |
|
---|
| 528 | pThis->uRegMsr = uMsrSts;
|
---|
| 529 |
|
---|
[81893] | 530 | uartIrqUpdate(pDevIns, pThis, pThisCC);
|
---|
[72195] | 531 | }
|
---|
| 532 |
|
---|
| 533 |
|
---|
| 534 | /**
|
---|
[72083] | 535 | * Updates the serial port parameters of the attached driver with the current configuration.
|
---|
| 536 | *
|
---|
[81893] | 537 | * @param pDevIns The device instance.
|
---|
| 538 | * @param pThis The shared serial port instance data.
|
---|
| 539 | * @param pThisCC The serial port instance data for the current context.
|
---|
[72083] | 540 | */
|
---|
[81893] | 541 | static void uartR3ParamsUpdate(PPDMDEVINS pDevIns, PUARTCORE pThis, PUARTCORECC pThisCC)
|
---|
[72083] | 542 | {
|
---|
| 543 | if ( pThis->uRegDivisor != 0
|
---|
[81893] | 544 | && pThisCC->pDrvSerial)
|
---|
[72083] | 545 | {
|
---|
| 546 | uint32_t uBps = 115200 / pThis->uRegDivisor; /* This is for PC compatible serial port with a 1.8432 MHz crystal. */
|
---|
| 547 | unsigned cDataBits = UART_REG_LCR_WLS_GET(pThis->uRegLcr) + 5;
|
---|
[73243] | 548 | uint32_t cFrameBits = cDataBits;
|
---|
[72083] | 549 | PDMSERIALSTOPBITS enmStopBits = PDMSERIALSTOPBITS_ONE;
|
---|
| 550 | PDMSERIALPARITY enmParity = PDMSERIALPARITY_NONE;
|
---|
| 551 |
|
---|
| 552 | if (pThis->uRegLcr & UART_REG_LCR_STB)
|
---|
| 553 | {
|
---|
| 554 | enmStopBits = cDataBits == 5 ? PDMSERIALSTOPBITS_ONEPOINTFIVE : PDMSERIALSTOPBITS_TWO;
|
---|
[73243] | 555 | cFrameBits += 2;
|
---|
[72083] | 556 | }
|
---|
[73243] | 557 | else
|
---|
| 558 | cFrameBits++;
|
---|
[72083] | 559 |
|
---|
| 560 | if (pThis->uRegLcr & UART_REG_LCR_PEN)
|
---|
| 561 | {
|
---|
| 562 | /* Select the correct parity mode based on the even and stick parity bits. */
|
---|
| 563 | switch (pThis->uRegLcr & (UART_REG_LCR_EPS | UART_REG_LCR_PAR_STICK))
|
---|
| 564 | {
|
---|
| 565 | case 0:
|
---|
| 566 | enmParity = PDMSERIALPARITY_ODD;
|
---|
| 567 | break;
|
---|
| 568 | case UART_REG_LCR_EPS:
|
---|
| 569 | enmParity = PDMSERIALPARITY_EVEN;
|
---|
| 570 | break;
|
---|
| 571 | case UART_REG_LCR_EPS | UART_REG_LCR_PAR_STICK:
|
---|
| 572 | enmParity = PDMSERIALPARITY_SPACE;
|
---|
| 573 | break;
|
---|
| 574 | case UART_REG_LCR_PAR_STICK:
|
---|
| 575 | enmParity = PDMSERIALPARITY_MARK;
|
---|
| 576 | break;
|
---|
| 577 | default:
|
---|
| 578 | /* We should never get here as all cases where caught earlier. */
|
---|
| 579 | AssertMsgFailed(("This shouldn't happen at all: %#x\n",
|
---|
| 580 | pThis->uRegLcr & (UART_REG_LCR_EPS | UART_REG_LCR_PAR_STICK)));
|
---|
| 581 | }
|
---|
[73243] | 582 |
|
---|
| 583 | cFrameBits++;
|
---|
[72083] | 584 | }
|
---|
| 585 |
|
---|
[81893] | 586 | uint64_t uTimerFreq = PDMDevHlpTimerGetFreq(pDevIns, pThis->hTimerRcvFifoTimeout);
|
---|
[73243] | 587 | pThis->cSymbolXferTicks = (uTimerFreq / uBps) * cFrameBits;
|
---|
| 588 |
|
---|
[72083] | 589 | LogFlowFunc(("Changing parameters to: %u,%s,%u,%s\n",
|
---|
| 590 | uBps, s_aszParity[enmParity], cDataBits, s_aszStopBits[enmStopBits]));
|
---|
| 591 |
|
---|
[81893] | 592 | int rc = pThisCC->pDrvSerial->pfnChgParams(pThisCC->pDrvSerial, uBps, enmParity, cDataBits, enmStopBits);
|
---|
[72083] | 593 | if (RT_FAILURE(rc))
|
---|
| 594 | LogRelMax(10, ("Serial#%d: Failed to change parameters to %u,%s,%u,%s -> %Rrc\n",
|
---|
[81893] | 595 | pDevIns->iInstance, uBps, s_aszParity[enmParity], cDataBits, s_aszStopBits[enmStopBits], rc));
|
---|
[73243] | 596 |
|
---|
| 597 | /* Changed parameters will flush all receive queues, so there won't be any data to read even if indicated. */
|
---|
[81893] | 598 | pThisCC->pDrvSerial->pfnQueuesFlush(pThisCC->pDrvSerial, true /*fQueueRecv*/, false /*fQueueXmit*/);
|
---|
[73243] | 599 | ASMAtomicWriteU32(&pThis->cbAvailRdr, 0);
|
---|
| 600 | UART_REG_CLR(pThis->uRegLsr, UART_REG_LSR_DR);
|
---|
[72083] | 601 | }
|
---|
| 602 | }
|
---|
| 603 |
|
---|
| 604 |
|
---|
| 605 | /**
|
---|
| 606 | * Updates the internal device state with the given PDM status line states.
|
---|
| 607 | *
|
---|
[81893] | 608 | * @param pDevIns The device instance.
|
---|
| 609 | * @param pThis The shared serial port instance data.
|
---|
| 610 | * @param pThisCC The serial port instance data for the current context.
|
---|
[72083] | 611 | * @param fStsLines The PDM status line states.
|
---|
| 612 | */
|
---|
[81893] | 613 | static void uartR3StsLinesUpdate(PPDMDEVINS pDevIns, PUARTCORE pThis, PUARTCORECC pThisCC, uint32_t fStsLines)
|
---|
[72083] | 614 | {
|
---|
| 615 | uint8_t uRegMsrNew = 0; /* The new MSR value. */
|
---|
| 616 |
|
---|
| 617 | if (fStsLines & PDMISERIALPORT_STS_LINE_DCD)
|
---|
| 618 | uRegMsrNew |= UART_REG_MSR_DCD;
|
---|
| 619 | if (fStsLines & PDMISERIALPORT_STS_LINE_RI)
|
---|
| 620 | uRegMsrNew |= UART_REG_MSR_RI;
|
---|
| 621 | if (fStsLines & PDMISERIALPORT_STS_LINE_DSR)
|
---|
| 622 | uRegMsrNew |= UART_REG_MSR_DSR;
|
---|
| 623 | if (fStsLines & PDMISERIALPORT_STS_LINE_CTS)
|
---|
| 624 | uRegMsrNew |= UART_REG_MSR_CTS;
|
---|
| 625 |
|
---|
[81893] | 626 | uartR3MsrUpdate(pDevIns, pThis, pThisCC, uRegMsrNew);
|
---|
[72195] | 627 | }
|
---|
[72083] | 628 |
|
---|
| 629 |
|
---|
[72195] | 630 | /**
|
---|
| 631 | * Fills up the receive FIFO with as much data as possible.
|
---|
| 632 | *
|
---|
[81893] | 633 | * @param pDevIns The device instance.
|
---|
| 634 | * @param pThis The shared serial port instance data.
|
---|
| 635 | * @param pThisCC The serial port instance data for the current context.
|
---|
[72195] | 636 | */
|
---|
[81893] | 637 | static void uartR3RecvFifoFill(PPDMDEVINS pDevIns, PUARTCORE pThis, PUARTCORECC pThisCC)
|
---|
[72195] | 638 | {
|
---|
| 639 | LogFlowFunc(("pThis=%#p\n", pThis));
|
---|
| 640 |
|
---|
[73135] | 641 | PUARTFIFO pFifo = &pThis->FifoRecv;
|
---|
[103425] | 642 | size_t const cbFifoFree = uartFifoFreeGet(pFifo);
|
---|
| 643 | uint32_t const cbAvailRdr = ASMAtomicReadU32(&pThis->cbAvailRdr);
|
---|
| 644 | size_t const cbFill = RT_MIN(cbFifoFree, cbAvailRdr);
|
---|
[72195] | 645 | size_t cbFilled = 0;
|
---|
| 646 |
|
---|
| 647 | while (cbFilled < cbFill)
|
---|
| 648 | {
|
---|
[73331] | 649 | size_t cbThisRead = cbFill - cbFilled;
|
---|
| 650 |
|
---|
| 651 | if (pFifo->offRead <= pFifo->offWrite)
|
---|
| 652 | cbThisRead = RT_MIN(cbThisRead, (uint8_t)(pFifo->cbMax - pFifo->offWrite));
|
---|
| 653 | else
|
---|
| 654 | cbThisRead = RT_MIN(cbThisRead, (uint8_t)(pFifo->offRead - pFifo->offWrite));
|
---|
| 655 |
|
---|
[72195] | 656 | size_t cbRead = 0;
|
---|
[81893] | 657 | int rc = pThisCC->pDrvSerial->pfnReadRdr(pThisCC->pDrvSerial, &pFifo->abBuf[pFifo->offWrite], cbThisRead, &cbRead);
|
---|
[73300] | 658 | AssertRC(rc); Assert(cbRead <= UINT8_MAX); RT_NOREF(rc);
|
---|
[72195] | 659 |
|
---|
[73300] | 660 | pFifo->offWrite = (pFifo->offWrite + (uint8_t)cbRead) % pFifo->cbMax;
|
---|
[73304] | 661 | pFifo->cbUsed += (uint8_t)cbRead;
|
---|
[72195] | 662 | cbFilled += cbRead;
|
---|
| 663 |
|
---|
| 664 | if (cbRead < cbThisRead)
|
---|
| 665 | break;
|
---|
| 666 | }
|
---|
| 667 |
|
---|
| 668 | if (cbFilled)
|
---|
| 669 | {
|
---|
| 670 | UART_REG_SET(pThis->uRegLsr, UART_REG_LSR_DR);
|
---|
[73777] | 671 | if (pFifo->cbUsed < pFifo->cbItl)
|
---|
| 672 | {
|
---|
| 673 | pThis->fIrqCtiPending = false;
|
---|
[81893] | 674 | PDMDevHlpTimerSetRelative(pDevIns, pThis->hTimerRcvFifoTimeout, pThis->cSymbolXferTicks * 4, NULL);
|
---|
[73777] | 675 | }
|
---|
[81893] | 676 | uartIrqUpdate(pDevIns, pThis, pThisCC);
|
---|
[72195] | 677 | }
|
---|
| 678 |
|
---|
[73300] | 679 | Assert(cbFilled <= (size_t)pThis->cbAvailRdr);
|
---|
[73306] | 680 | ASMAtomicSubU32(&pThis->cbAvailRdr, (uint32_t)cbFilled);
|
---|
[72083] | 681 | }
|
---|
[72195] | 682 |
|
---|
| 683 |
|
---|
| 684 | /**
|
---|
| 685 | * Fetches a single byte and writes it to RBR.
|
---|
| 686 | *
|
---|
[81893] | 687 | * @param pDevIns The device instance.
|
---|
| 688 | * @param pThis The shared serial port instance data.
|
---|
| 689 | * @param pThisCC The serial port instance data for the current context.
|
---|
[72195] | 690 | */
|
---|
[81893] | 691 | static void uartR3ByteFetch(PPDMDEVINS pDevIns, PUARTCORE pThis, PUARTCORECC pThisCC)
|
---|
[72195] | 692 | {
|
---|
| 693 | if (ASMAtomicReadU32(&pThis->cbAvailRdr))
|
---|
| 694 | {
|
---|
| 695 | size_t cbRead = 0;
|
---|
[81893] | 696 | int rc2 = pThisCC->pDrvSerial->pfnReadRdr(pThisCC->pDrvSerial, &pThis->uRegRbr, 1, &cbRead);
|
---|
[73299] | 697 | AssertMsg(RT_SUCCESS(rc2) && cbRead == 1, ("This shouldn't fail and always return one byte!\n")); RT_NOREF(rc2);
|
---|
[72195] | 698 | UART_REG_SET(pThis->uRegLsr, UART_REG_LSR_DR);
|
---|
[81893] | 699 | uartIrqUpdate(pDevIns, pThis, pThisCC);
|
---|
[72195] | 700 | }
|
---|
| 701 | }
|
---|
| 702 |
|
---|
| 703 |
|
---|
| 704 | /**
|
---|
| 705 | * Fetches a ready data based on the FIFO setting.
|
---|
| 706 | *
|
---|
[81893] | 707 | * @param pDevIns The device instance.
|
---|
| 708 | * @param pThis The shared serial port instance data.
|
---|
| 709 | * @param pThisCC The serial port instance data for the current context.
|
---|
[72195] | 710 | */
|
---|
[81893] | 711 | static void uartR3DataFetch(PPDMDEVINS pDevIns, PUARTCORE pThis, PUARTCORECC pThisCC)
|
---|
[72195] | 712 | {
|
---|
[81893] | 713 | AssertPtrReturnVoid(pThisCC->pDrvSerial);
|
---|
[77806] | 714 |
|
---|
[73243] | 715 | if (pThis->uRegFcr & UART_REG_FCR_FIFO_EN)
|
---|
[81893] | 716 | uartR3RecvFifoFill(pDevIns, pThis, pThisCC);
|
---|
[72195] | 717 | else
|
---|
[81893] | 718 | uartR3ByteFetch(pDevIns, pThis, pThisCC);
|
---|
[72195] | 719 | }
|
---|
[73331] | 720 |
|
---|
| 721 |
|
---|
| 722 | /**
|
---|
| 723 | * Reset the transmit/receive related bits to the standard values
|
---|
| 724 | * (after a detach/attach/reset event).
|
---|
| 725 | *
|
---|
[81893] | 726 | * @param pDevIns The device instance.
|
---|
| 727 | * @param pThis The shared serial port instance data.
|
---|
| 728 | * @param pThisCC The serial port instance data for the current context.
|
---|
[73331] | 729 | */
|
---|
[81893] | 730 | static void uartR3XferReset(PPDMDEVINS pDevIns, PUARTCORE pThis, PUARTCORECC pThisCC)
|
---|
[73331] | 731 | {
|
---|
[81893] | 732 | PDMDevHlpTimerStop(pDevIns, pThis->hTimerRcvFifoTimeout);
|
---|
| 733 | PDMDevHlpTimerStop(pDevIns, pThis->hTimerTxUnconnected);
|
---|
[73331] | 734 | pThis->uRegLsr = UART_REG_LSR_THRE | UART_REG_LSR_TEMT;
|
---|
[73636] | 735 | pThis->fThreEmptyPending = false;
|
---|
[73331] | 736 |
|
---|
| 737 | uartFifoClear(&pThis->FifoXmit);
|
---|
| 738 | uartFifoClear(&pThis->FifoRecv);
|
---|
[81893] | 739 | uartR3ParamsUpdate(pDevIns, pThis, pThisCC);
|
---|
| 740 | uartIrqUpdate(pDevIns, pThis, pThisCC);
|
---|
[73331] | 741 |
|
---|
[81893] | 742 | if (pThisCC->pDrvSerial)
|
---|
[73331] | 743 | {
|
---|
| 744 | /* Set the modem lines to reflect the current state. */
|
---|
[81893] | 745 | int rc = pThisCC->pDrvSerial->pfnChgModemLines(pThisCC->pDrvSerial, false /*fRts*/, false /*fDtr*/);
|
---|
[73331] | 746 | if (RT_FAILURE(rc))
|
---|
| 747 | LogRel(("Serial#%d: Failed to set modem lines with %Rrc during reset\n",
|
---|
[81893] | 748 | pDevIns->iInstance, rc));
|
---|
[73331] | 749 |
|
---|
| 750 | uint32_t fStsLines = 0;
|
---|
[81893] | 751 | rc = pThisCC->pDrvSerial->pfnQueryStsLines(pThisCC->pDrvSerial, &fStsLines);
|
---|
[73331] | 752 | if (RT_SUCCESS(rc))
|
---|
[81893] | 753 | uartR3StsLinesUpdate(pDevIns, pThis, pThisCC, fStsLines);
|
---|
[73331] | 754 | else
|
---|
| 755 | LogRel(("Serial#%d: Failed to query status line status with %Rrc during reset\n",
|
---|
[81893] | 756 | pDevIns->iInstance, rc));
|
---|
[73331] | 757 | }
|
---|
| 758 |
|
---|
| 759 | }
|
---|
[74919] | 760 |
|
---|
| 761 |
|
---|
| 762 | /**
|
---|
| 763 | * Tries to copy the specified amount of data from the active TX queue (register or FIFO).
|
---|
| 764 | *
|
---|
[81893] | 765 | * @param pDevIns The device instance.
|
---|
| 766 | * @param pThis The shared serial port instance data.
|
---|
| 767 | * @param pThisCC The serial port instance data for the current context.
|
---|
[74919] | 768 | * @param pvBuf Where to store the data.
|
---|
| 769 | * @param cbRead How much to read from the TX queue.
|
---|
| 770 | * @param pcbRead Where to store the amount of data read.
|
---|
| 771 | */
|
---|
[81893] | 772 | static void uartR3TxQueueCopyFrom(PPDMDEVINS pDevIns, PUARTCORE pThis, PUARTCORECC pThisCC,
|
---|
| 773 | void *pvBuf, size_t cbRead, size_t *pcbRead)
|
---|
[74919] | 774 | {
|
---|
| 775 | if (pThis->uRegFcr & UART_REG_FCR_FIFO_EN)
|
---|
| 776 | {
|
---|
| 777 | *pcbRead = uartFifoCopyTo(&pThis->FifoXmit, pvBuf, cbRead);
|
---|
| 778 | if (!pThis->FifoXmit.cbUsed)
|
---|
| 779 | {
|
---|
| 780 | UART_REG_SET(pThis->uRegLsr, UART_REG_LSR_THRE);
|
---|
| 781 | pThis->fThreEmptyPending = true;
|
---|
| 782 | }
|
---|
| 783 | if (*pcbRead)
|
---|
| 784 | UART_REG_CLR(pThis->uRegLsr, UART_REG_LSR_TEMT);
|
---|
[81893] | 785 | uartIrqUpdate(pDevIns, pThis, pThisCC);
|
---|
[74919] | 786 | }
|
---|
| 787 | else if (!(pThis->uRegLsr & UART_REG_LSR_THRE))
|
---|
| 788 | {
|
---|
| 789 | *(uint8_t *)pvBuf = pThis->uRegThr;
|
---|
| 790 | *pcbRead = 1;
|
---|
| 791 | UART_REG_SET(pThis->uRegLsr, UART_REG_LSR_THRE);
|
---|
| 792 | UART_REG_CLR(pThis->uRegLsr, UART_REG_LSR_TEMT);
|
---|
| 793 | pThis->fThreEmptyPending = true;
|
---|
[81893] | 794 | uartIrqUpdate(pDevIns, pThis, pThisCC);
|
---|
[74919] | 795 | }
|
---|
| 796 | else
|
---|
| 797 | {
|
---|
| 798 | /*
|
---|
| 799 | * This can happen if there was data in the FIFO when the connection was closed,
|
---|
| 800 | * indicate this condition to the lower driver by returning 0 bytes.
|
---|
| 801 | */
|
---|
| 802 | *pcbRead = 0;
|
---|
| 803 | }
|
---|
| 804 | }
|
---|
[72083] | 805 |
|
---|
[81893] | 806 | #endif /* IN_RING3 */
|
---|
[72083] | 807 |
|
---|
[81893] | 808 |
|
---|
[72083] | 809 | /**
|
---|
[77411] | 810 | * Transmits the given byte.
|
---|
[72083] | 811 | *
|
---|
[81893] | 812 | * @returns Strict VBox status code.
|
---|
| 813 | * @param pDevIns The device instance.
|
---|
| 814 | * @param pThis The shared serial port instance data.
|
---|
| 815 | * @param pThisCC The serial port instance data for the current context.
|
---|
[77411] | 816 | * @param bVal Byte to transmit.
|
---|
[72083] | 817 | */
|
---|
[81893] | 818 | static VBOXSTRICTRC uartXmit(PPDMDEVINS pDevIns, PUARTCORE pThis, PUARTCORECC pThisCC, uint8_t bVal)
|
---|
[72083] | 819 | {
|
---|
| 820 | int rc = VINF_SUCCESS;
|
---|
[84689] | 821 | #ifdef IN_RING3
|
---|
| 822 | bool fNotifyDrv = false;
|
---|
| 823 | #endif
|
---|
[72083] | 824 |
|
---|
[77411] | 825 | if (pThis->uRegFcr & UART_REG_FCR_FIFO_EN)
|
---|
[72083] | 826 | {
|
---|
| 827 | #ifndef IN_RING3
|
---|
[81893] | 828 | RT_NOREF(pDevIns, pThisCC);
|
---|
[77411] | 829 | if (!uartFifoUsedGet(&pThis->FifoXmit))
|
---|
[72083] | 830 | rc = VINF_IOM_R3_IOPORT_WRITE;
|
---|
[77411] | 831 | else
|
---|
| 832 | {
|
---|
| 833 | uartFifoPut(&pThis->FifoXmit, true /*fOvrWr*/, bVal);
|
---|
| 834 | UART_REG_CLR(pThis->uRegLsr, UART_REG_LSR_THRE | UART_REG_LSR_TEMT);
|
---|
| 835 | }
|
---|
[72083] | 836 | #else
|
---|
[77411] | 837 | uartFifoPut(&pThis->FifoXmit, true /*fOvrWr*/, bVal);
|
---|
| 838 | UART_REG_CLR(pThis->uRegLsr, UART_REG_LSR_THRE | UART_REG_LSR_TEMT);
|
---|
| 839 | pThis->fThreEmptyPending = false;
|
---|
[81893] | 840 | uartIrqUpdate(pDevIns, pThis, pThisCC);
|
---|
[77411] | 841 | if (uartFifoUsedGet(&pThis->FifoXmit) == 1)
|
---|
[84689] | 842 | fNotifyDrv = true;
|
---|
[72083] | 843 | #endif
|
---|
| 844 | }
|
---|
| 845 | else
|
---|
| 846 | {
|
---|
[77411] | 847 | /* Notify the lower driver about available data only if the register was empty before. */
|
---|
| 848 | if (pThis->uRegLsr & UART_REG_LSR_THRE)
|
---|
[72118] | 849 | {
|
---|
[72195] | 850 | #ifndef IN_RING3
|
---|
[77411] | 851 | rc = VINF_IOM_R3_IOPORT_WRITE;
|
---|
[72195] | 852 | #else
|
---|
[77411] | 853 | pThis->uRegThr = bVal;
|
---|
[72195] | 854 | UART_REG_CLR(pThis->uRegLsr, UART_REG_LSR_THRE | UART_REG_LSR_TEMT);
|
---|
[73636] | 855 | pThis->fThreEmptyPending = false;
|
---|
[81893] | 856 | uartIrqUpdate(pDevIns, pThis, pThisCC);
|
---|
[84689] | 857 | fNotifyDrv = true;
|
---|
[72195] | 858 | #endif
|
---|
[72118] | 859 | }
|
---|
| 860 | else
|
---|
[77411] | 861 | pThis->uRegThr = bVal;
|
---|
| 862 | }
|
---|
| 863 |
|
---|
[84689] | 864 | #ifdef IN_RING3
|
---|
| 865 | if (fNotifyDrv)
|
---|
| 866 | {
|
---|
[87726] | 867 | /* Leave the device critical section before calling into the lower driver. */
|
---|
| 868 | PDMDevHlpCritSectLeave(pDevIns, &pThis->CritSect);
|
---|
| 869 |
|
---|
[84689] | 870 | if ( pThisCC->pDrvSerial
|
---|
| 871 | && !(pThis->uRegMcr & UART_REG_MCR_LOOP))
|
---|
| 872 | {
|
---|
| 873 | int rc2 = pThisCC->pDrvSerial->pfnDataAvailWrNotify(pThisCC->pDrvSerial);
|
---|
| 874 | if (RT_FAILURE(rc2))
|
---|
| 875 | LogRelMax(10, ("Serial#%d: Failed to send data with %Rrc\n", pDevIns->iInstance, rc2));
|
---|
| 876 | }
|
---|
| 877 | else
|
---|
| 878 | PDMDevHlpTimerSetRelative(pDevIns, pThis->hTimerTxUnconnected, pThis->cSymbolXferTicks, NULL);
|
---|
[87726] | 879 |
|
---|
[90445] | 880 | rc = PDMDevHlpCritSectEnter(pDevIns, &pThis->CritSect, VINF_SUCCESS);
|
---|
[84689] | 881 | }
|
---|
| 882 | #endif
|
---|
| 883 |
|
---|
[77411] | 884 | return rc;
|
---|
| 885 | }
|
---|
| 886 |
|
---|
| 887 |
|
---|
| 888 | /**
|
---|
| 889 | * Write handler for the THR/DLL register (depending on the DLAB bit in LCR).
|
---|
| 890 | *
|
---|
[81893] | 891 | * @returns Strict VBox status code.
|
---|
| 892 | * @param pDevIns The device instance.
|
---|
| 893 | * @param pThis The shared serial port instance data.
|
---|
| 894 | * @param pThisCC The serial port instance data for the current context.
|
---|
[77411] | 895 | * @param uVal The value to write.
|
---|
| 896 | */
|
---|
[81893] | 897 | DECLINLINE(VBOXSTRICTRC) uartRegThrDllWrite(PPDMDEVINS pDevIns, PUARTCORE pThis, PUARTCORECC pThisCC, uint8_t uVal)
|
---|
[77411] | 898 | {
|
---|
[81893] | 899 | VBOXSTRICTRC rc = VINF_SUCCESS;
|
---|
[77411] | 900 |
|
---|
| 901 | /* A set DLAB causes a write to the lower 8bits of the divisor latch. */
|
---|
| 902 | if (pThis->uRegLcr & UART_REG_LCR_DLAB)
|
---|
| 903 | {
|
---|
| 904 | if (uVal != (pThis->uRegDivisor & 0xff))
|
---|
[72118] | 905 | {
|
---|
| 906 | #ifndef IN_RING3
|
---|
[77411] | 907 | rc = VINF_IOM_R3_IOPORT_WRITE;
|
---|
[72118] | 908 | #else
|
---|
[77411] | 909 | pThis->uRegDivisor = (pThis->uRegDivisor & 0xff00) | uVal;
|
---|
[81893] | 910 | uartR3ParamsUpdate(pDevIns, pThis, pThisCC);
|
---|
[72118] | 911 | #endif
|
---|
| 912 | }
|
---|
[72083] | 913 | }
|
---|
[77411] | 914 | else
|
---|
[81893] | 915 | rc = uartXmit(pDevIns, pThis, pThisCC, uVal);
|
---|
[72083] | 916 |
|
---|
| 917 | return rc;
|
---|
| 918 | }
|
---|
| 919 |
|
---|
| 920 |
|
---|
| 921 | /**
|
---|
| 922 | * Write handler for the IER/DLM register (depending on the DLAB bit in LCR).
|
---|
| 923 | *
|
---|
[81893] | 924 | * @returns Strict VBox status code.
|
---|
| 925 | * @param pDevIns The device instance.
|
---|
| 926 | * @param pThis The shared serial port instance data.
|
---|
| 927 | * @param pThisCC The serial port instance data for the current context.
|
---|
[72083] | 928 | * @param uVal The value to write.
|
---|
| 929 | */
|
---|
[81893] | 930 | DECLINLINE(VBOXSTRICTRC) uartRegIerDlmWrite(PPDMDEVINS pDevIns, PUARTCORE pThis, PUARTCORECC pThisCC, uint8_t uVal)
|
---|
[72083] | 931 | {
|
---|
| 932 | /* A set DLAB causes a write to the higher 8bits of the divisor latch. */
|
---|
| 933 | if (pThis->uRegLcr & UART_REG_LCR_DLAB)
|
---|
| 934 | {
|
---|
| 935 | if (uVal != (pThis->uRegDivisor & 0xff00) >> 8)
|
---|
| 936 | {
|
---|
| 937 | #ifndef IN_RING3
|
---|
[81893] | 938 | return VINF_IOM_R3_IOPORT_WRITE;
|
---|
[72083] | 939 | #else
|
---|
| 940 | pThis->uRegDivisor = (pThis->uRegDivisor & 0xff) | (uVal << 8);
|
---|
[81893] | 941 | uartR3ParamsUpdate(pDevIns, pThis, pThisCC);
|
---|
[72083] | 942 | #endif
|
---|
| 943 | }
|
---|
| 944 | }
|
---|
| 945 | else
|
---|
| 946 | {
|
---|
[73243] | 947 | if (pThis->enmType < UARTTYPE_16750)
|
---|
| 948 | pThis->uRegIer = uVal & UART_REG_IER_MASK_WR;
|
---|
| 949 | else
|
---|
| 950 | pThis->uRegIer = uVal & UART_REG_IER_MASK_WR_16750;
|
---|
[73712] | 951 |
|
---|
| 952 | if (pThis->uRegLsr & UART_REG_LSR_THRE)
|
---|
| 953 | pThis->fThreEmptyPending = true;
|
---|
| 954 |
|
---|
[81893] | 955 | uartIrqUpdate(pDevIns, pThis, pThisCC);
|
---|
[72083] | 956 | }
|
---|
[81893] | 957 | return VINF_SUCCESS;
|
---|
[72083] | 958 | }
|
---|
| 959 |
|
---|
| 960 |
|
---|
| 961 | /**
|
---|
| 962 | * Write handler for the FCR register.
|
---|
| 963 | *
|
---|
[81893] | 964 | * @returns Strict VBox status code.
|
---|
| 965 | * @param pDevIns The device instance.
|
---|
| 966 | * @param pThis The shared serial port instance data.
|
---|
| 967 | * @param pThisCC The serial port instance data for the current context.
|
---|
[72083] | 968 | * @param uVal The value to write.
|
---|
| 969 | */
|
---|
[81893] | 970 | DECLINLINE(VBOXSTRICTRC) uartRegFcrWrite(PPDMDEVINS pDevIns, PUARTCORE pThis, PUARTCORECC pThisCC, uint8_t uVal)
|
---|
[72083] | 971 | {
|
---|
[73243] | 972 | #ifndef IN_RING3
|
---|
[81893] | 973 | RT_NOREF(pDevIns, pThis, pThisCC, uVal);
|
---|
[73243] | 974 | return VINF_IOM_R3_IOPORT_WRITE;
|
---|
[81893] | 975 | #else /* IN_RING3 */
|
---|
[73135] | 976 | if ( pThis->enmType >= UARTTYPE_16550A
|
---|
[72195] | 977 | && uVal != pThis->uRegFcr)
|
---|
[72083] | 978 | {
|
---|
[72195] | 979 | /* A change in the FIFO enable bit clears both FIFOs automatically. */
|
---|
| 980 | if ((uVal ^ pThis->uRegFcr) & UART_REG_FCR_FIFO_EN)
|
---|
| 981 | {
|
---|
[73135] | 982 | uartFifoClear(&pThis->FifoXmit);
|
---|
| 983 | uartFifoClear(&pThis->FifoRecv);
|
---|
[72195] | 984 |
|
---|
[73243] | 985 | /*
|
---|
| 986 | * If the FIFO is about to be enabled and the DR bit is ready we have an unacknowledged
|
---|
| 987 | * byte in the RBR register which will be lost so we have to adjust the available bytes.
|
---|
| 988 | */
|
---|
| 989 | if ( ASMAtomicReadU32(&pThis->cbAvailRdr) > 0
|
---|
[73528] | 990 | && (uVal & UART_REG_FCR_FIFO_EN))
|
---|
[73243] | 991 | ASMAtomicDecU32(&pThis->cbAvailRdr);
|
---|
| 992 |
|
---|
| 993 | /* Clear the DR bit too. */
|
---|
| 994 | UART_REG_CLR(pThis->uRegLsr, UART_REG_LSR_DR);
|
---|
[72195] | 995 | }
|
---|
| 996 |
|
---|
[81893] | 997 | /** @todo r=bird: Why was this here: if (rc == VINF_SUCCESS) */
|
---|
[72195] | 998 | {
|
---|
| 999 | if (uVal & UART_REG_FCR_RCV_FIFO_RST)
|
---|
[73243] | 1000 | {
|
---|
[81893] | 1001 | PDMDevHlpTimerStop(pDevIns, pThis->hTimerRcvFifoTimeout);
|
---|
[73243] | 1002 | pThis->fIrqCtiPending = false;
|
---|
[73135] | 1003 | uartFifoClear(&pThis->FifoRecv);
|
---|
[73243] | 1004 | }
|
---|
[72195] | 1005 | if (uVal & UART_REG_FCR_XMIT_FIFO_RST)
|
---|
[73135] | 1006 | uartFifoClear(&pThis->FifoXmit);
|
---|
[72195] | 1007 |
|
---|
[73243] | 1008 | /*
|
---|
| 1009 | * The 64byte FIFO enable bit is only changeable for 16750
|
---|
| 1010 | * and if the DLAB bit in LCR is set.
|
---|
| 1011 | */
|
---|
| 1012 | if ( pThis->enmType < UARTTYPE_16750
|
---|
| 1013 | || !(pThis->uRegLcr & UART_REG_LCR_DLAB))
|
---|
| 1014 | uVal &= ~UART_REG_FCR_64BYTE_FIFO_EN;
|
---|
| 1015 | else /* Use previous value. */
|
---|
| 1016 | uVal |= pThis->uRegFcr & UART_REG_FCR_64BYTE_FIFO_EN;
|
---|
| 1017 |
|
---|
| 1018 | if (uVal & UART_REG_FCR_64BYTE_FIFO_EN)
|
---|
| 1019 | {
|
---|
| 1020 | pThis->FifoRecv.cbMax = 64;
|
---|
| 1021 | pThis->FifoXmit.cbMax = 64;
|
---|
| 1022 | }
|
---|
| 1023 | else
|
---|
| 1024 | {
|
---|
| 1025 | pThis->FifoRecv.cbMax = 16;
|
---|
| 1026 | pThis->FifoXmit.cbMax = 16;
|
---|
| 1027 | }
|
---|
| 1028 |
|
---|
[72195] | 1029 | if (uVal & UART_REG_FCR_FIFO_EN)
|
---|
| 1030 | {
|
---|
[73243] | 1031 | uint8_t idxItl = UART_REG_FCR_RCV_LVL_IRQ_GET(uVal);
|
---|
| 1032 | if (uVal & UART_REG_FCR_64BYTE_FIFO_EN)
|
---|
| 1033 | pThis->FifoRecv.cbItl = s_aFifoItl[idxItl].cbItl64;
|
---|
| 1034 | else
|
---|
| 1035 | pThis->FifoRecv.cbItl = s_aFifoItl[idxItl].cbItl16;
|
---|
[72195] | 1036 | }
|
---|
| 1037 |
|
---|
| 1038 | /* The FIFO reset bits are self clearing. */
|
---|
| 1039 | pThis->uRegFcr = uVal & UART_REG_FCR_MASK_STICKY;
|
---|
[81893] | 1040 | uartIrqUpdate(pDevIns, pThis, pThisCC);
|
---|
[72195] | 1041 | }
|
---|
[73243] | 1042 |
|
---|
| 1043 | /* Fill in the next data. */
|
---|
| 1044 | if (ASMAtomicReadU32(&pThis->cbAvailRdr))
|
---|
[81893] | 1045 | uartR3DataFetch(pDevIns, pThis, pThisCC);
|
---|
[72083] | 1046 | }
|
---|
| 1047 |
|
---|
[81893] | 1048 | return VINF_SUCCESS;
|
---|
| 1049 | #endif /* IN_RING3 */
|
---|
[72083] | 1050 | }
|
---|
| 1051 |
|
---|
| 1052 |
|
---|
| 1053 | /**
|
---|
| 1054 | * Write handler for the LCR register.
|
---|
| 1055 | *
|
---|
[81893] | 1056 | * @returns Strict VBox status code.
|
---|
| 1057 | * @param pDevIns The device instance.
|
---|
| 1058 | * @param pThis The shared serial port instance data.
|
---|
| 1059 | * @param pThisCC The serial port instance data for the current context.
|
---|
[72083] | 1060 | * @param uVal The value to write.
|
---|
| 1061 | */
|
---|
[81893] | 1062 | DECLINLINE(VBOXSTRICTRC) uartRegLcrWrite(PPDMDEVINS pDevIns, PUARTCORE pThis, PUARTCORECC pThisCC, uint8_t uVal)
|
---|
[72083] | 1063 | {
|
---|
| 1064 | /* Any change except the DLAB bit causes a switch to R3. */
|
---|
| 1065 | if ((pThis->uRegLcr & ~UART_REG_LCR_DLAB) != (uVal & ~UART_REG_LCR_DLAB))
|
---|
| 1066 | {
|
---|
| 1067 | #ifndef IN_RING3
|
---|
[81893] | 1068 | RT_NOREF(pThisCC, pDevIns);
|
---|
| 1069 | return VINF_IOM_R3_IOPORT_WRITE;
|
---|
[72083] | 1070 | #else
|
---|
| 1071 | /* Check whether the BREAK bit changed before updating the LCR value. */
|
---|
| 1072 | bool fBrkEn = RT_BOOL(uVal & UART_REG_LCR_BRK_SET);
|
---|
| 1073 | bool fBrkChg = fBrkEn != RT_BOOL(pThis->uRegLcr & UART_REG_LCR_BRK_SET);
|
---|
| 1074 | pThis->uRegLcr = uVal;
|
---|
[81893] | 1075 | uartR3ParamsUpdate(pDevIns, pThis, pThisCC);
|
---|
[72083] | 1076 |
|
---|
| 1077 | if ( fBrkChg
|
---|
[81893] | 1078 | && pThisCC->pDrvSerial)
|
---|
| 1079 | pThisCC->pDrvSerial->pfnChgBrk(pThisCC->pDrvSerial, fBrkEn);
|
---|
[72083] | 1080 | #endif
|
---|
| 1081 | }
|
---|
| 1082 | else
|
---|
| 1083 | pThis->uRegLcr = uVal;
|
---|
| 1084 |
|
---|
[81893] | 1085 | return VINF_SUCCESS;
|
---|
[72083] | 1086 | }
|
---|
| 1087 |
|
---|
| 1088 |
|
---|
| 1089 | /**
|
---|
| 1090 | * Write handler for the MCR register.
|
---|
| 1091 | *
|
---|
[81893] | 1092 | * @returns Strict VBox status code.
|
---|
| 1093 | * @param pDevIns The device instance.
|
---|
| 1094 | * @param pThis The shared serial port instance data.
|
---|
| 1095 | * @param pThisCC The serial port instance data for the current context.
|
---|
[72083] | 1096 | * @param uVal The value to write.
|
---|
| 1097 | */
|
---|
[81893] | 1098 | DECLINLINE(VBOXSTRICTRC) uartRegMcrWrite(PPDMDEVINS pDevIns, PUARTCORE pThis, PUARTCORECC pThisCC, uint8_t uVal)
|
---|
[72083] | 1099 | {
|
---|
[73243] | 1100 | if (pThis->enmType < UARTTYPE_16750)
|
---|
| 1101 | uVal &= UART_REG_MCR_MASK_WR;
|
---|
| 1102 | else
|
---|
| 1103 | uVal &= UART_REG_MCR_MASK_WR_15750;
|
---|
[72083] | 1104 | if (pThis->uRegMcr != uVal)
|
---|
| 1105 | {
|
---|
| 1106 | #ifndef IN_RING3
|
---|
[81893] | 1107 | RT_NOREF(pThisCC, pDevIns);
|
---|
| 1108 | return VINF_IOM_R3_IOPORT_WRITE;
|
---|
[72083] | 1109 | #else
|
---|
[72195] | 1110 | /*
|
---|
| 1111 | * When loopback mode is activated the RTS, DTR, OUT1 and OUT2 lines are
|
---|
| 1112 | * disconnected and looped back to MSR.
|
---|
| 1113 | */
|
---|
| 1114 | if ( (uVal & UART_REG_MCR_LOOP)
|
---|
| 1115 | && !(pThis->uRegMcr & UART_REG_MCR_LOOP)
|
---|
[81893] | 1116 | && pThisCC->pDrvSerial)
|
---|
| 1117 | pThisCC->pDrvSerial->pfnChgModemLines(pThisCC->pDrvSerial, false /*fRts*/, false /*fDtr*/);
|
---|
[72195] | 1118 |
|
---|
[72083] | 1119 | pThis->uRegMcr = uVal;
|
---|
[72195] | 1120 | if (uVal & UART_REG_MCR_LOOP)
|
---|
| 1121 | {
|
---|
| 1122 | uint8_t uRegMsrSts = 0;
|
---|
| 1123 |
|
---|
| 1124 | if (uVal & UART_REG_MCR_RTS)
|
---|
| 1125 | uRegMsrSts |= UART_REG_MSR_CTS;
|
---|
| 1126 | if (uVal & UART_REG_MCR_DTR)
|
---|
| 1127 | uRegMsrSts |= UART_REG_MSR_DSR;
|
---|
| 1128 | if (uVal & UART_REG_MCR_OUT1)
|
---|
| 1129 | uRegMsrSts |= UART_REG_MSR_RI;
|
---|
| 1130 | if (uVal & UART_REG_MCR_OUT2)
|
---|
| 1131 | uRegMsrSts |= UART_REG_MSR_DCD;
|
---|
[81893] | 1132 | uartR3MsrUpdate(pDevIns, pThis, pThisCC, uRegMsrSts);
|
---|
[72195] | 1133 | }
|
---|
[81893] | 1134 | else if (pThisCC->pDrvSerial)
|
---|
[82798] | 1135 | {
|
---|
[81893] | 1136 | pThisCC->pDrvSerial->pfnChgModemLines(pThisCC->pDrvSerial,
|
---|
| 1137 | RT_BOOL(uVal & UART_REG_MCR_RTS),
|
---|
| 1138 | RT_BOOL(uVal & UART_REG_MCR_DTR));
|
---|
[82798] | 1139 |
|
---|
| 1140 | uint32_t fStsLines = 0;
|
---|
| 1141 | int rc = pThisCC->pDrvSerial->pfnQueryStsLines(pThisCC->pDrvSerial, &fStsLines);
|
---|
| 1142 | if (RT_SUCCESS(rc))
|
---|
| 1143 | uartR3StsLinesUpdate(pDevIns, pThis, pThisCC, fStsLines);
|
---|
| 1144 | else
|
---|
| 1145 | LogRelMax(10, ("Serial#%d: Failed to query status line status with %Rrc during reset\n",
|
---|
| 1146 | pDevIns->iInstance, rc));
|
---|
| 1147 | }
|
---|
| 1148 | else /* Loopback mode got disabled and no driver attached, fake presence. */
|
---|
| 1149 | uartR3MsrUpdate(pDevIns, pThis, pThisCC, UART_REG_MSR_DCD | UART_REG_MSR_CTS | UART_REG_MSR_DSR);
|
---|
[72083] | 1150 | #endif
|
---|
| 1151 | }
|
---|
| 1152 |
|
---|
[81893] | 1153 | return VINF_SUCCESS;
|
---|
[72083] | 1154 | }
|
---|
| 1155 |
|
---|
| 1156 |
|
---|
| 1157 | /**
|
---|
| 1158 | * Read handler for the RBR/DLL register (depending on the DLAB bit in LCR).
|
---|
| 1159 | *
|
---|
| 1160 | * @returns VBox status code.
|
---|
[81893] | 1161 | * @param pDevIns The device instance.
|
---|
| 1162 | * @param pThis The shared serial port instance data.
|
---|
| 1163 | * @param pThisCC The serial port instance data for the current context.
|
---|
[72083] | 1164 | * @param puVal Where to store the read value on success.
|
---|
| 1165 | */
|
---|
[81893] | 1166 | DECLINLINE(VBOXSTRICTRC) uartRegRbrDllRead(PPDMDEVINS pDevIns, PUARTCORE pThis, PUARTCORECC pThisCC, uint32_t *puVal)
|
---|
[72083] | 1167 | {
|
---|
[81893] | 1168 | VBOXSTRICTRC rc = VINF_SUCCESS;
|
---|
[72083] | 1169 |
|
---|
| 1170 | /* A set DLAB causes a read from the lower 8bits of the divisor latch. */
|
---|
| 1171 | if (pThis->uRegLcr & UART_REG_LCR_DLAB)
|
---|
| 1172 | *puVal = pThis->uRegDivisor & 0xff;
|
---|
| 1173 | else
|
---|
| 1174 | {
|
---|
[72195] | 1175 | if (pThis->uRegFcr & UART_REG_FCR_FIFO_EN)
|
---|
[72118] | 1176 | {
|
---|
[72195] | 1177 | /*
|
---|
| 1178 | * Only go back to R3 if there is new data available for the FIFO
|
---|
[72203] | 1179 | * and we would clear the interrupt to fill it up again.
|
---|
[72195] | 1180 | */
|
---|
| 1181 | if ( pThis->FifoRecv.cbUsed <= pThis->FifoRecv.cbItl
|
---|
| 1182 | && ASMAtomicReadU32(&pThis->cbAvailRdr) > 0)
|
---|
[72118] | 1183 | {
|
---|
[72195] | 1184 | #ifndef IN_RING3
|
---|
| 1185 | rc = VINF_IOM_R3_IOPORT_READ;
|
---|
| 1186 | #else
|
---|
[81893] | 1187 | uartR3RecvFifoFill(pDevIns, pThis, pThisCC);
|
---|
[72195] | 1188 | #endif
|
---|
| 1189 | }
|
---|
| 1190 |
|
---|
| 1191 | if (rc == VINF_SUCCESS)
|
---|
| 1192 | {
|
---|
[73135] | 1193 | *puVal = uartFifoGet(&pThis->FifoRecv);
|
---|
[73243] | 1194 | pThis->fIrqCtiPending = false;
|
---|
[72195] | 1195 | if (!pThis->FifoRecv.cbUsed)
|
---|
[73243] | 1196 | {
|
---|
[81893] | 1197 | PDMDevHlpTimerStop(pDevIns, pThis->hTimerRcvFifoTimeout);
|
---|
[72195] | 1198 | UART_REG_CLR(pThis->uRegLsr, UART_REG_LSR_DR);
|
---|
[73243] | 1199 | }
|
---|
[73777] | 1200 | else if (pThis->FifoRecv.cbUsed < pThis->FifoRecv.cbItl)
|
---|
[81893] | 1201 | PDMDevHlpTimerSetRelative(pDevIns, pThis->hTimerRcvFifoTimeout,
|
---|
[81892] | 1202 | pThis->cSymbolXferTicks * 4, NULL);
|
---|
[81893] | 1203 | uartIrqUpdate(pDevIns, pThis, pThisCC);
|
---|
[72118] | 1204 | }
|
---|
[72195] | 1205 | }
|
---|
| 1206 | else
|
---|
| 1207 | {
|
---|
| 1208 | *puVal = pThis->uRegRbr;
|
---|
| 1209 |
|
---|
| 1210 | if (pThis->uRegLsr & UART_REG_LSR_DR)
|
---|
[72118] | 1211 | {
|
---|
[73243] | 1212 | Assert(pThis->cbAvailRdr);
|
---|
[72195] | 1213 | uint32_t cbAvail = ASMAtomicDecU32(&pThis->cbAvailRdr);
|
---|
| 1214 | if (!cbAvail)
|
---|
| 1215 | {
|
---|
| 1216 | UART_REG_CLR(pThis->uRegLsr, UART_REG_LSR_DR);
|
---|
[81893] | 1217 | uartIrqUpdate(pDevIns, pThis, pThisCC);
|
---|
[72195] | 1218 | }
|
---|
| 1219 | else
|
---|
| 1220 | {
|
---|
[72118] | 1221 | #ifndef IN_RING3
|
---|
[72195] | 1222 | /* Restore state and go back to R3. */
|
---|
| 1223 | ASMAtomicIncU32(&pThis->cbAvailRdr);
|
---|
| 1224 | rc = VINF_IOM_R3_IOPORT_READ;
|
---|
[72118] | 1225 | #else
|
---|
[72195] | 1226 | /* Fetch new data and keep the DR bit set. */
|
---|
[81893] | 1227 | uartR3DataFetch(pDevIns, pThis, pThisCC);
|
---|
[72118] | 1228 | #endif
|
---|
[72195] | 1229 | }
|
---|
[72118] | 1230 | }
|
---|
| 1231 | }
|
---|
[72083] | 1232 | }
|
---|
| 1233 |
|
---|
| 1234 | return rc;
|
---|
| 1235 | }
|
---|
| 1236 |
|
---|
| 1237 |
|
---|
| 1238 | /**
|
---|
| 1239 | * Read handler for the IER/DLM register (depending on the DLAB bit in LCR).
|
---|
| 1240 | *
|
---|
[81893] | 1241 | * @param pThis The shared serial port instance data.
|
---|
[72083] | 1242 | * @param puVal Where to store the read value on success.
|
---|
| 1243 | */
|
---|
[81893] | 1244 | DECLINLINE(void) uartRegIerDlmRead(PUARTCORE pThis, uint32_t *puVal)
|
---|
[72083] | 1245 | {
|
---|
| 1246 | /* A set DLAB causes a read from the upper 8bits of the divisor latch. */
|
---|
| 1247 | if (pThis->uRegLcr & UART_REG_LCR_DLAB)
|
---|
| 1248 | *puVal = (pThis->uRegDivisor & 0xff00) >> 8;
|
---|
| 1249 | else
|
---|
| 1250 | *puVal = pThis->uRegIer;
|
---|
| 1251 | }
|
---|
| 1252 |
|
---|
| 1253 |
|
---|
| 1254 | /**
|
---|
| 1255 | * Read handler for the IIR register.
|
---|
| 1256 | *
|
---|
[81893] | 1257 | * @param pDevIns The device instance.
|
---|
| 1258 | * @param pThis The shared serial port instance data.
|
---|
| 1259 | * @param pThisCC The serial port instance data for the current context.
|
---|
[72083] | 1260 | * @param puVal Where to store the read value on success.
|
---|
| 1261 | */
|
---|
[81893] | 1262 | DECLINLINE(void) uartRegIirRead(PPDMDEVINS pDevIns, PUARTCORE pThis, PUARTCORECC pThisCC, uint32_t *puVal)
|
---|
[72083] | 1263 | {
|
---|
[72118] | 1264 | *puVal = pThis->uRegIir;
|
---|
[73636] | 1265 | /* Reset the THRE empty interrupt id when this gets returned to the guest (see table 3 UART Reset configuration). */
|
---|
| 1266 | if (UART_REG_IIR_ID_GET(pThis->uRegIir) == UART_REG_IIR_ID_THRE)
|
---|
| 1267 | {
|
---|
| 1268 | pThis->fThreEmptyPending = false;
|
---|
[81893] | 1269 | uartIrqUpdate(pDevIns, pThis, pThisCC);
|
---|
[73636] | 1270 | }
|
---|
[72083] | 1271 | }
|
---|
| 1272 |
|
---|
| 1273 |
|
---|
| 1274 | /**
|
---|
| 1275 | * Read handler for the LSR register.
|
---|
| 1276 | *
|
---|
[81893] | 1277 | * @returns Strict VBox status code.
|
---|
| 1278 | * @param pDevIns The device instance.
|
---|
| 1279 | * @param pThis The shared serial port instance data.
|
---|
| 1280 | * @param pThisCC The serial port instance data for the current context.
|
---|
[72083] | 1281 | * @param puVal Where to store the read value on success.
|
---|
| 1282 | */
|
---|
[81893] | 1283 | DECLINLINE(VBOXSTRICTRC) uartRegLsrRead(PPDMDEVINS pDevIns, PUARTCORE pThis, PUARTCORECC pThisCC, uint32_t *puVal)
|
---|
[72083] | 1284 | {
|
---|
[72118] | 1285 | /* Yield if configured and there is no data available. */
|
---|
| 1286 | if ( !(pThis->uRegLsr & UART_REG_LSR_DR)
|
---|
[73135] | 1287 | && (pThis->fFlags & UART_CORE_YIELD_ON_LSR_READ))
|
---|
[72118] | 1288 | {
|
---|
| 1289 | #ifndef IN_RING3
|
---|
| 1290 | return VINF_IOM_R3_IOPORT_READ;
|
---|
| 1291 | #else
|
---|
| 1292 | RTThreadYield();
|
---|
| 1293 | #endif
|
---|
| 1294 | }
|
---|
[72083] | 1295 |
|
---|
[72118] | 1296 | *puVal = pThis->uRegLsr;
|
---|
| 1297 | /*
|
---|
| 1298 | * Reading this register clears the Overrun (OE), Parity (PE) and Framing (FE) error
|
---|
| 1299 | * as well as the Break Interrupt (BI).
|
---|
| 1300 | */
|
---|
| 1301 | UART_REG_CLR(pThis->uRegLsr, UART_REG_LSR_BITS_IIR_RCL);
|
---|
[81893] | 1302 | uartIrqUpdate(pDevIns, pThis, pThisCC);
|
---|
[72118] | 1303 |
|
---|
[81893] | 1304 | return VINF_SUCCESS;
|
---|
[72083] | 1305 | }
|
---|
| 1306 |
|
---|
| 1307 |
|
---|
| 1308 | /**
|
---|
| 1309 | * Read handler for the MSR register.
|
---|
| 1310 | *
|
---|
[81893] | 1311 | * @param pDevIns The device instance.
|
---|
| 1312 | * @param pThis The shared serial port instance data.
|
---|
| 1313 | * @param pThisCC The serial port instance data for the current context.
|
---|
[72083] | 1314 | * @param puVal Where to store the read value on success.
|
---|
| 1315 | */
|
---|
[81893] | 1316 | DECLINLINE(void) uartRegMsrRead(PPDMDEVINS pDevIns, PUARTCORE pThis, PUARTCORECC pThisCC, uint32_t *puVal)
|
---|
[72083] | 1317 | {
|
---|
[72118] | 1318 | *puVal = pThis->uRegMsr;
|
---|
[72083] | 1319 |
|
---|
[72118] | 1320 | /* Clear any of the delta bits. */
|
---|
| 1321 | UART_REG_CLR(pThis->uRegMsr, UART_REG_MSR_BITS_IIR_MS);
|
---|
[81893] | 1322 | uartIrqUpdate(pDevIns, pThis, pThisCC);
|
---|
[72083] | 1323 | }
|
---|
| 1324 |
|
---|
| 1325 |
|
---|
[72132] | 1326 | #ifdef LOG_ENABLED
|
---|
| 1327 | /**
|
---|
| 1328 | * Converts the register index into a sensible memnonic.
|
---|
| 1329 | *
|
---|
| 1330 | * @returns Register memnonic.
|
---|
[81893] | 1331 | * @param pThis The shared serial port instance data.
|
---|
[72132] | 1332 | * @param idxReg Register index.
|
---|
| 1333 | * @param fWrite Flag whether the register gets written.
|
---|
| 1334 | */
|
---|
[73135] | 1335 | DECLINLINE(const char *) uartRegIdx2Str(PUARTCORE pThis, uint8_t idxReg, bool fWrite)
|
---|
[72132] | 1336 | {
|
---|
| 1337 | const char *psz = "INV";
|
---|
| 1338 |
|
---|
| 1339 | switch (idxReg)
|
---|
| 1340 | {
|
---|
| 1341 | /*case UART_REG_THR_DLL_INDEX:*/
|
---|
| 1342 | case UART_REG_RBR_DLL_INDEX:
|
---|
| 1343 | if (pThis->uRegLcr & UART_REG_LCR_DLAB)
|
---|
| 1344 | psz = "DLL";
|
---|
| 1345 | else if (fWrite)
|
---|
| 1346 | psz = "THR";
|
---|
| 1347 | else
|
---|
| 1348 | psz = "RBR";
|
---|
| 1349 | break;
|
---|
| 1350 | case UART_REG_IER_DLM_INDEX:
|
---|
| 1351 | if (pThis->uRegLcr & UART_REG_LCR_DLAB)
|
---|
| 1352 | psz = "DLM";
|
---|
| 1353 | else
|
---|
| 1354 | psz = "IER";
|
---|
| 1355 | break;
|
---|
| 1356 | /*case UART_REG_IIR_INDEX:*/
|
---|
| 1357 | case UART_REG_FCR_INDEX:
|
---|
| 1358 | if (fWrite)
|
---|
| 1359 | psz = "FCR";
|
---|
| 1360 | else
|
---|
| 1361 | psz = "IIR";
|
---|
| 1362 | break;
|
---|
| 1363 | case UART_REG_LCR_INDEX:
|
---|
| 1364 | psz = "LCR";
|
---|
| 1365 | break;
|
---|
| 1366 | case UART_REG_MCR_INDEX:
|
---|
| 1367 | psz = "MCR";
|
---|
| 1368 | break;
|
---|
| 1369 | case UART_REG_LSR_INDEX:
|
---|
| 1370 | psz = "LSR";
|
---|
| 1371 | break;
|
---|
| 1372 | case UART_REG_MSR_INDEX:
|
---|
| 1373 | psz = "MSR";
|
---|
| 1374 | break;
|
---|
| 1375 | case UART_REG_SCR_INDEX:
|
---|
| 1376 | psz = "SCR";
|
---|
| 1377 | break;
|
---|
| 1378 | }
|
---|
| 1379 |
|
---|
| 1380 | return psz;
|
---|
| 1381 | }
|
---|
| 1382 | #endif
|
---|
| 1383 |
|
---|
[72074] | 1384 |
|
---|
[81893] | 1385 | /**
|
---|
| 1386 | * Performs a register write to the given register offset.
|
---|
| 1387 | *
|
---|
| 1388 | * @returns Strict VBox status code.
|
---|
| 1389 | * @param pDevIns The device instance.
|
---|
| 1390 | * @param pThis The shared UART core instance data.
|
---|
| 1391 | * @param pThisCC The current context UART core instance data.
|
---|
| 1392 | * @param uReg The register offset (byte offset) to start writing to.
|
---|
| 1393 | * @param u32 The value to write.
|
---|
| 1394 | * @param cb Number of bytes to write.
|
---|
| 1395 | */
|
---|
| 1396 | DECLHIDDEN(VBOXSTRICTRC) uartRegWrite(PPDMDEVINS pDevIns, PUARTCORE pThis, PUARTCORECC pThisCC,
|
---|
| 1397 | uint32_t uReg, uint32_t u32, size_t cb)
|
---|
[72074] | 1398 | {
|
---|
[73243] | 1399 | AssertMsgReturn(cb == 1, ("uReg=%#x cb=%d u32=%#x\n", uReg, cb, u32), VINF_SUCCESS);
|
---|
| 1400 |
|
---|
[81893] | 1401 | VBOXSTRICTRC rc = PDMDevHlpCritSectEnter(pDevIns, &pThis->CritSect, VINF_IOM_R3_IOPORT_WRITE);
|
---|
| 1402 | if (rc == VINF_SUCCESS)
|
---|
| 1403 | {
|
---|
| 1404 | uint8_t idxReg = uReg & 0x7;
|
---|
| 1405 | LogFlowFunc(("pThis=%#p uReg=%u{%s} u32=%#x cb=%u\n",
|
---|
| 1406 | pThis, uReg, uartRegIdx2Str(pThis, idxReg, true /*fWrite*/), u32, cb));
|
---|
[72074] | 1407 |
|
---|
[81893] | 1408 | uint8_t uVal = (uint8_t)u32;
|
---|
| 1409 | switch (idxReg)
|
---|
| 1410 | {
|
---|
| 1411 | case UART_REG_THR_DLL_INDEX:
|
---|
| 1412 | rc = uartRegThrDllWrite(pDevIns, pThis, pThisCC, uVal);
|
---|
| 1413 | break;
|
---|
| 1414 | case UART_REG_IER_DLM_INDEX:
|
---|
| 1415 | rc = uartRegIerDlmWrite(pDevIns, pThis, pThisCC, uVal);
|
---|
| 1416 | break;
|
---|
| 1417 | case UART_REG_FCR_INDEX:
|
---|
| 1418 | rc = uartRegFcrWrite(pDevIns, pThis, pThisCC, uVal);
|
---|
| 1419 | break;
|
---|
| 1420 | case UART_REG_LCR_INDEX:
|
---|
| 1421 | rc = uartRegLcrWrite(pDevIns, pThis, pThisCC, uVal);
|
---|
| 1422 | break;
|
---|
| 1423 | case UART_REG_MCR_INDEX:
|
---|
| 1424 | rc = uartRegMcrWrite(pDevIns, pThis, pThisCC, uVal);
|
---|
| 1425 | break;
|
---|
| 1426 | case UART_REG_SCR_INDEX:
|
---|
[87726] | 1427 | pThis->uRegScr = uVal;
|
---|
[81893] | 1428 | break;
|
---|
| 1429 | default:
|
---|
| 1430 | break;
|
---|
| 1431 | }
|
---|
[72118] | 1432 |
|
---|
[81893] | 1433 | PDMDevHlpCritSectLeave(pDevIns, &pThis->CritSect);
|
---|
[72074] | 1434 | }
|
---|
[81893] | 1435 | LogFlowFunc(("-> %Rrc\n", VBOXSTRICTRC_VAL(rc)));
|
---|
[72074] | 1436 | return rc;
|
---|
| 1437 | }
|
---|
| 1438 |
|
---|
| 1439 |
|
---|
[81893] | 1440 | /**
|
---|
| 1441 | * Performs a register read from the given register offset.
|
---|
| 1442 | *
|
---|
| 1443 | * @returns VBox status code.
|
---|
| 1444 | * @param pDevIns The device instance.
|
---|
| 1445 | * @param pThis The shared UART core instance data.
|
---|
| 1446 | * @param pThisCC The current context UART core instance data.
|
---|
| 1447 | * @param uReg The register offset (byte offset) to start reading from.
|
---|
| 1448 | * @param pu32 Where to store the read value.
|
---|
| 1449 | * @param cb Number of bytes to read.
|
---|
| 1450 | */
|
---|
| 1451 | DECLHIDDEN(VBOXSTRICTRC) uartRegRead(PPDMDEVINS pDevIns, PUARTCORE pThis, PUARTCORECC pThisCC,
|
---|
| 1452 | uint32_t uReg, uint32_t *pu32, size_t cb)
|
---|
[72074] | 1453 | {
|
---|
| 1454 | if (cb != 1)
|
---|
| 1455 | return VERR_IOM_IOPORT_UNUSED;
|
---|
| 1456 |
|
---|
[81893] | 1457 | VBOXSTRICTRC rc = PDMDevHlpCritSectEnter(pDevIns, &pThis->CritSect, VINF_IOM_R3_IOPORT_READ);
|
---|
| 1458 | if (rc == VINF_SUCCESS)
|
---|
[72074] | 1459 | {
|
---|
[81893] | 1460 | uint8_t idxReg = uReg & 0x7;
|
---|
| 1461 | switch (idxReg)
|
---|
| 1462 | {
|
---|
| 1463 | case UART_REG_RBR_DLL_INDEX:
|
---|
| 1464 | rc = uartRegRbrDllRead(pDevIns, pThis, pThisCC, pu32);
|
---|
| 1465 | break;
|
---|
| 1466 | case UART_REG_IER_DLM_INDEX:
|
---|
| 1467 | uartRegIerDlmRead(pThis, pu32);
|
---|
| 1468 | break;
|
---|
| 1469 | case UART_REG_IIR_INDEX:
|
---|
| 1470 | uartRegIirRead(pDevIns, pThis, pThisCC, pu32);
|
---|
| 1471 | break;
|
---|
| 1472 | case UART_REG_LCR_INDEX:
|
---|
| 1473 | *pu32 = pThis->uRegLcr;
|
---|
| 1474 | break;
|
---|
| 1475 | case UART_REG_MCR_INDEX:
|
---|
| 1476 | *pu32 = pThis->uRegMcr;
|
---|
| 1477 | break;
|
---|
| 1478 | case UART_REG_LSR_INDEX:
|
---|
| 1479 | rc = uartRegLsrRead(pDevIns, pThis, pThisCC, pu32);
|
---|
| 1480 | break;
|
---|
| 1481 | case UART_REG_MSR_INDEX:
|
---|
| 1482 | uartRegMsrRead(pDevIns, pThis, pThisCC, pu32);
|
---|
| 1483 | break;
|
---|
| 1484 | case UART_REG_SCR_INDEX:
|
---|
| 1485 | *pu32 = pThis->uRegScr;
|
---|
| 1486 | break;
|
---|
| 1487 | default:
|
---|
| 1488 | rc = VERR_IOM_IOPORT_UNUSED;
|
---|
| 1489 | }
|
---|
| 1490 | PDMDevHlpCritSectLeave(pDevIns, &pThis->CritSect);
|
---|
| 1491 | LogFlowFunc(("pThis=%#p uReg=%u{%s} u32=%#x cb=%u -> %Rrc\n",
|
---|
| 1492 | pThis, uReg, uartRegIdx2Str(pThis, idxReg, false /*fWrite*/), *pu32, cb, VBOXSTRICTRC_VAL(rc)));
|
---|
[72074] | 1493 | }
|
---|
[81893] | 1494 | else
|
---|
| 1495 | LogFlowFunc(("-> %Rrc\n", VBOXSTRICTRC_VAL(rc)));
|
---|
[72074] | 1496 | return rc;
|
---|
| 1497 | }
|
---|
| 1498 |
|
---|
| 1499 |
|
---|
| 1500 | #ifdef IN_RING3
|
---|
| 1501 |
|
---|
[73243] | 1502 | /* -=-=-=-=-=-=-=-=- Timer callbacks -=-=-=-=-=-=-=-=- */
|
---|
| 1503 |
|
---|
| 1504 | /**
|
---|
| 1505 | * @callback_method_impl{FNTMTIMERDEV, Fifo timer function.}
|
---|
| 1506 | */
|
---|
[87767] | 1507 | static DECLCALLBACK(void) uartR3RcvFifoTimeoutTimer(PPDMDEVINS pDevIns, TMTIMERHANDLE hTimer, void *pvUser)
|
---|
[73243] | 1508 | {
|
---|
[87767] | 1509 | LogFlowFunc(("pDevIns=%#p hTimer=%#p pvUser=%#p\n", pDevIns, hTimer, pvUser));
|
---|
[81893] | 1510 | PUARTCORER3 pThisCC = (PUARTCORECC)pvUser;
|
---|
| 1511 | PUARTCORE pThis = pThisCC->pShared;
|
---|
[87767] | 1512 | RT_NOREF(hTimer);
|
---|
[81893] | 1513 |
|
---|
[73777] | 1514 | if (pThis->FifoRecv.cbUsed < pThis->FifoRecv.cbItl)
|
---|
[73243] | 1515 | {
|
---|
| 1516 | pThis->fIrqCtiPending = true;
|
---|
[81893] | 1517 | uartIrqUpdate(pDevIns, pThis, pThisCC);
|
---|
[73243] | 1518 | }
|
---|
| 1519 | }
|
---|
| 1520 |
|
---|
[74919] | 1521 | /**
|
---|
[87767] | 1522 | * @callback_method_impl{FNTMTIMERDEV,
|
---|
| 1523 | * TX timer function when there is no driver connected for
|
---|
| 1524 | * draining the THR/FIFO.}
|
---|
[74919] | 1525 | */
|
---|
[87767] | 1526 | static DECLCALLBACK(void) uartR3TxUnconnectedTimer(PPDMDEVINS pDevIns, TMTIMERHANDLE hTimer, void *pvUser)
|
---|
[74919] | 1527 | {
|
---|
[87767] | 1528 | LogFlowFunc(("pDevIns=%#p hTimer=%#p pvUser=%#p\n", pDevIns, hTimer, pvUser));
|
---|
[81893] | 1529 | PUARTCORER3 pThisCC = (PUARTCORECC)pvUser;
|
---|
| 1530 | PUARTCORE pThis = pThisCC->pShared;
|
---|
[87767] | 1531 | Assert(hTimer == pThis->hTimerTxUnconnected);
|
---|
[81893] | 1532 |
|
---|
[87767] | 1533 | VBOXSTRICTRC rc1 = PDMDevHlpTimerLockClock2(pDevIns, hTimer, &pThis->CritSect, VINF_SUCCESS /* must get it */);
|
---|
[84281] | 1534 | AssertRCReturnVoid(VBOXSTRICTRC_VAL(rc1));
|
---|
[81893] | 1535 |
|
---|
[77411] | 1536 | uint8_t bVal = 0;
|
---|
[74919] | 1537 | size_t cbRead = 0;
|
---|
[81893] | 1538 | uartR3TxQueueCopyFrom(pDevIns, pThis, pThisCC, &bVal, sizeof(bVal), &cbRead);
|
---|
[77411] | 1539 | if (pThis->uRegMcr & UART_REG_MCR_LOOP)
|
---|
| 1540 | {
|
---|
| 1541 | /* Loopback mode is active, feed in the data at the receiving end. */
|
---|
| 1542 | uint32_t cbAvailOld = ASMAtomicAddU32(&pThis->cbAvailRdr, 1);
|
---|
| 1543 | if (pThis->uRegFcr & UART_REG_FCR_FIFO_EN)
|
---|
| 1544 | {
|
---|
| 1545 | PUARTFIFO pFifo = &pThis->FifoRecv;
|
---|
| 1546 | if (uartFifoFreeGet(pFifo) > 0)
|
---|
| 1547 | {
|
---|
| 1548 | pFifo->abBuf[pFifo->offWrite] = bVal;
|
---|
| 1549 | pFifo->offWrite = (pFifo->offWrite + 1) % pFifo->cbMax;
|
---|
| 1550 | pFifo->cbUsed++;
|
---|
| 1551 |
|
---|
| 1552 | UART_REG_SET(pThis->uRegLsr, UART_REG_LSR_DR);
|
---|
| 1553 | if (pFifo->cbUsed < pFifo->cbItl)
|
---|
| 1554 | {
|
---|
| 1555 | pThis->fIrqCtiPending = false;
|
---|
[81893] | 1556 | PDMDevHlpTimerSetRelative(pDevIns, pThis->hTimerRcvFifoTimeout,
|
---|
[81892] | 1557 | pThis->cSymbolXferTicks * 4, NULL);
|
---|
[77411] | 1558 | }
|
---|
[81893] | 1559 | uartIrqUpdate(pDevIns, pThis, pThisCC);
|
---|
[77411] | 1560 | }
|
---|
| 1561 |
|
---|
| 1562 | ASMAtomicSubU32(&pThis->cbAvailRdr, 1);
|
---|
| 1563 | }
|
---|
| 1564 | else if (!cbAvailOld)
|
---|
| 1565 | {
|
---|
| 1566 | pThis->uRegRbr = bVal;
|
---|
| 1567 | UART_REG_SET(pThis->uRegLsr, UART_REG_LSR_DR);
|
---|
[81893] | 1568 | uartIrqUpdate(pDevIns, pThis, pThisCC);
|
---|
[77411] | 1569 | }
|
---|
[78662] | 1570 | else
|
---|
| 1571 | ASMAtomicSubU32(&pThis->cbAvailRdr, 1);
|
---|
[77411] | 1572 | }
|
---|
[82798] | 1573 |
|
---|
[74919] | 1574 | if (cbRead == 1)
|
---|
[87767] | 1575 | PDMDevHlpTimerSetRelative(pDevIns, hTimer, pThis->cSymbolXferTicks, NULL);
|
---|
[82798] | 1576 | else
|
---|
| 1577 | {
|
---|
| 1578 | /* NO data left, set the transmitter holding register as empty. */
|
---|
| 1579 | UART_REG_SET(pThis->uRegLsr, UART_REG_LSR_TEMT);
|
---|
| 1580 | }
|
---|
[81893] | 1581 |
|
---|
[87767] | 1582 | PDMDevHlpTimerUnlockClock2(pDevIns, hTimer, &pThis->CritSect);
|
---|
[74919] | 1583 | }
|
---|
[73243] | 1584 |
|
---|
[74919] | 1585 |
|
---|
[72074] | 1586 | /* -=-=-=-=-=-=-=-=- PDMISERIALPORT on LUN#0 -=-=-=-=-=-=-=-=- */
|
---|
| 1587 |
|
---|
[72118] | 1588 |
|
---|
| 1589 | /**
|
---|
| 1590 | * @interface_method_impl{PDMISERIALPORT,pfnDataAvailRdrNotify}
|
---|
| 1591 | */
|
---|
[73135] | 1592 | static DECLCALLBACK(int) uartR3DataAvailRdrNotify(PPDMISERIALPORT pInterface, size_t cbAvail)
|
---|
[72074] | 1593 | {
|
---|
[72132] | 1594 | LogFlowFunc(("pInterface=%#p cbAvail=%zu\n", pInterface, cbAvail));
|
---|
[81893] | 1595 | PUARTCORECC pThisCC = RT_FROM_MEMBER(pInterface, UARTCORECC, ISerialPort);
|
---|
| 1596 | PUARTCORE pThis = pThisCC->pShared;
|
---|
| 1597 | PPDMDEVINS pDevIns = pThisCC->pDevIns;
|
---|
[72074] | 1598 |
|
---|
[72118] | 1599 | AssertMsg((uint32_t)cbAvail == cbAvail, ("Too much data available\n"));
|
---|
| 1600 |
|
---|
[90447] | 1601 | int rcLock = PDMDevHlpCritSectEnter(pDevIns, &pThis->CritSect, VERR_IGNORED);
|
---|
| 1602 | AssertRCReturn(rcLock, rcLock);
|
---|
| 1603 |
|
---|
[72118] | 1604 | uint32_t cbAvailOld = ASMAtomicAddU32(&pThis->cbAvailRdr, (uint32_t)cbAvail);
|
---|
[73528] | 1605 | LogFlow((" cbAvailRdr=%u -> cbAvailRdr=%u\n", cbAvailOld, cbAvail + cbAvailOld));
|
---|
[72195] | 1606 | if (pThis->uRegFcr & UART_REG_FCR_FIFO_EN)
|
---|
[81893] | 1607 | uartR3RecvFifoFill(pDevIns, pThis, pThisCC);
|
---|
[72195] | 1608 | else if (!cbAvailOld)
|
---|
[72118] | 1609 | {
|
---|
| 1610 | size_t cbRead = 0;
|
---|
[81893] | 1611 | int rc = pThisCC->pDrvSerial->pfnReadRdr(pThisCC->pDrvSerial, &pThis->uRegRbr, 1, &cbRead);
|
---|
[84908] | 1612 | AssertRC(rc);
|
---|
| 1613 |
|
---|
| 1614 | if (cbRead)
|
---|
| 1615 | {
|
---|
| 1616 | UART_REG_SET(pThis->uRegLsr, UART_REG_LSR_DR);
|
---|
| 1617 | uartIrqUpdate(pDevIns, pThis, pThisCC);
|
---|
| 1618 | }
|
---|
[72118] | 1619 | }
|
---|
[90447] | 1620 |
|
---|
[81897] | 1621 | PDMDevHlpCritSectLeave(pDevIns, &pThis->CritSect);
|
---|
[72118] | 1622 | return VINF_SUCCESS;
|
---|
| 1623 | }
|
---|
| 1624 |
|
---|
| 1625 |
|
---|
| 1626 | /**
|
---|
| 1627 | * @interface_method_impl{PDMISERIALPORT,pfnDataSentNotify}
|
---|
| 1628 | */
|
---|
[73135] | 1629 | static DECLCALLBACK(int) uartR3DataSentNotify(PPDMISERIALPORT pInterface)
|
---|
[72118] | 1630 | {
|
---|
[72132] | 1631 | LogFlowFunc(("pInterface=%#p\n", pInterface));
|
---|
[81893] | 1632 | PUARTCORECC pThisCC = RT_FROM_MEMBER(pInterface, UARTCORECC, ISerialPort);
|
---|
| 1633 | PUARTCORE pThis = pThisCC->pShared;
|
---|
| 1634 | PPDMDEVINS pDevIns = pThisCC->pDevIns;
|
---|
[72118] | 1635 |
|
---|
| 1636 | /* Set the transmitter empty bit because everything was sent. */
|
---|
[90447] | 1637 | int const rcLock = PDMDevHlpCritSectEnter(pDevIns, &pThis->CritSect, VERR_IGNORED);
|
---|
| 1638 | AssertRCReturn(rcLock, rcLock);
|
---|
| 1639 |
|
---|
[72118] | 1640 | UART_REG_SET(pThis->uRegLsr, UART_REG_LSR_TEMT);
|
---|
[81893] | 1641 | uartIrqUpdate(pDevIns, pThis, pThisCC);
|
---|
[90447] | 1642 |
|
---|
[90332] | 1643 | PDMDevHlpCritSectLeave(pDevIns, &pThis->CritSect);
|
---|
[72118] | 1644 | return VINF_SUCCESS;
|
---|
[72074] | 1645 | }
|
---|
| 1646 |
|
---|
[72118] | 1647 |
|
---|
| 1648 | /**
|
---|
| 1649 | * @interface_method_impl{PDMISERIALPORT,pfnReadWr}
|
---|
| 1650 | */
|
---|
[73135] | 1651 | static DECLCALLBACK(int) uartR3ReadWr(PPDMISERIALPORT pInterface, void *pvBuf, size_t cbRead, size_t *pcbRead)
|
---|
[72074] | 1652 | {
|
---|
[72132] | 1653 | LogFlowFunc(("pInterface=%#p pvBuf=%#p cbRead=%zu pcbRead=%#p\n", pInterface, pvBuf, cbRead, pcbRead));
|
---|
[81893] | 1654 | PUARTCORECC pThisCC = RT_FROM_MEMBER(pInterface, UARTCORECC, ISerialPort);
|
---|
| 1655 | PUARTCORE pThis = pThisCC->pShared;
|
---|
| 1656 | PPDMDEVINS pDevIns = pThisCC->pDevIns;
|
---|
[72074] | 1657 |
|
---|
[72118] | 1658 | AssertReturn(cbRead > 0, VERR_INVALID_PARAMETER);
|
---|
| 1659 |
|
---|
[90447] | 1660 | int const rcLock = PDMDevHlpCritSectEnter(pDevIns, &pThis->CritSect, VERR_IGNORED);
|
---|
| 1661 | AssertRCReturn(rcLock, rcLock);
|
---|
| 1662 |
|
---|
[81893] | 1663 | uartR3TxQueueCopyFrom(pDevIns, pThis, pThisCC, pvBuf, cbRead, pcbRead);
|
---|
[90447] | 1664 |
|
---|
[90332] | 1665 | PDMDevHlpCritSectLeave(pDevIns, &pThis->CritSect);
|
---|
[72132] | 1666 | LogFlowFunc(("-> VINF_SUCCESS{*pcbRead=%zu}\n", *pcbRead));
|
---|
[72118] | 1667 | return VINF_SUCCESS;
|
---|
[72074] | 1668 | }
|
---|
| 1669 |
|
---|
[72118] | 1670 |
|
---|
| 1671 | /**
|
---|
| 1672 | * @interface_method_impl{PDMISERIALPORT,pfnNotifyStsLinesChanged}
|
---|
| 1673 | */
|
---|
[73135] | 1674 | static DECLCALLBACK(int) uartR3NotifyStsLinesChanged(PPDMISERIALPORT pInterface, uint32_t fNewStatusLines)
|
---|
[72074] | 1675 | {
|
---|
[72132] | 1676 | LogFlowFunc(("pInterface=%#p fNewStatusLines=%#x\n", pInterface, fNewStatusLines));
|
---|
[81893] | 1677 | PUARTCORECC pThisCC = RT_FROM_MEMBER(pInterface, UARTCORECC, ISerialPort);
|
---|
| 1678 | PUARTCORE pThis = pThisCC->pShared;
|
---|
| 1679 | PPDMDEVINS pDevIns = pThisCC->pDevIns;
|
---|
[90447] | 1680 | int const rcLock = PDMDevHlpCritSectEnter(pDevIns, &pThis->CritSect, VERR_IGNORED);
|
---|
| 1681 | AssertRCReturn(rcLock, rcLock);
|
---|
[72074] | 1682 |
|
---|
[81893] | 1683 | uartR3StsLinesUpdate(pDevIns, pThis, pThisCC, fNewStatusLines);
|
---|
[90447] | 1684 |
|
---|
[90332] | 1685 | PDMDevHlpCritSectLeave(pDevIns, &pThis->CritSect);
|
---|
[72083] | 1686 | return VINF_SUCCESS;
|
---|
[72074] | 1687 | }
|
---|
| 1688 |
|
---|
[72118] | 1689 |
|
---|
| 1690 | /**
|
---|
| 1691 | * @interface_method_impl{PDMISERIALPORT,pfnNotifyBrk}
|
---|
| 1692 | */
|
---|
[73135] | 1693 | static DECLCALLBACK(int) uartR3NotifyBrk(PPDMISERIALPORT pInterface)
|
---|
[72074] | 1694 | {
|
---|
[72132] | 1695 | LogFlowFunc(("pInterface=%#p\n", pInterface));
|
---|
[81893] | 1696 | PUARTCORECC pThisCC = RT_FROM_MEMBER(pInterface, UARTCORECC, ISerialPort);
|
---|
| 1697 | PUARTCORE pThis = pThisCC->pShared;
|
---|
| 1698 | PPDMDEVINS pDevIns = pThisCC->pDevIns;
|
---|
[90447] | 1699 | int const rcLock = PDMDevHlpCritSectEnter(pDevIns, &pThis->CritSect, VERR_IGNORED);
|
---|
| 1700 | AssertRCReturn(rcLock, rcLock);
|
---|
[72074] | 1701 |
|
---|
[72118] | 1702 | UART_REG_SET(pThis->uRegLsr, UART_REG_LSR_BI);
|
---|
[81893] | 1703 | uartIrqUpdate(pDevIns, pThis, pThisCC);
|
---|
[90447] | 1704 |
|
---|
[90332] | 1705 | PDMDevHlpCritSectLeave(pDevIns, &pThis->CritSect);
|
---|
[72118] | 1706 | return VINF_SUCCESS;
|
---|
[72074] | 1707 | }
|
---|
| 1708 |
|
---|
| 1709 |
|
---|
[73135] | 1710 | /* -=-=-=-=-=-=-=-=- PDMIBASE -=-=-=-=-=-=-=-=- */
|
---|
[72074] | 1711 |
|
---|
| 1712 | /**
|
---|
| 1713 | * @interface_method_impl{PDMIBASE,pfnQueryInterface}
|
---|
| 1714 | */
|
---|
[73135] | 1715 | static DECLCALLBACK(void *) uartR3QueryInterface(PPDMIBASE pInterface, const char *pszIID)
|
---|
[72074] | 1716 | {
|
---|
[81893] | 1717 | PUARTCORECC pThisCC = RT_FROM_MEMBER(pInterface, UARTCORECC, IBase);
|
---|
| 1718 | PDMIBASE_RETURN_INTERFACE(pszIID, PDMIBASE, &pThisCC->IBase);
|
---|
| 1719 | PDMIBASE_RETURN_INTERFACE(pszIID, PDMISERIALPORT, &pThisCC->ISerialPort);
|
---|
[72074] | 1720 | return NULL;
|
---|
| 1721 | }
|
---|
| 1722 |
|
---|
| 1723 |
|
---|
[81893] | 1724 | /**
|
---|
| 1725 | * Saves the UART state to the given SSM handle.
|
---|
| 1726 | *
|
---|
| 1727 | * @returns VBox status code.
|
---|
| 1728 | * @param pDevIns The device instance.
|
---|
| 1729 | * @param pThis The UART core instance.
|
---|
| 1730 | * @param pSSM The SSM handle to save to.
|
---|
| 1731 | */
|
---|
| 1732 | DECLHIDDEN(int) uartR3SaveExec(PPDMDEVINS pDevIns, PUARTCORE pThis, PSSMHANDLE pSSM)
|
---|
[73259] | 1733 | {
|
---|
[81897] | 1734 | PCPDMDEVHLPR3 pHlp = pDevIns->pHlpR3;
|
---|
[73259] | 1735 |
|
---|
[81897] | 1736 | pHlp->pfnSSMPutU16(pSSM, pThis->uRegDivisor);
|
---|
| 1737 | pHlp->pfnSSMPutU8(pSSM, pThis->uRegRbr);
|
---|
| 1738 | pHlp->pfnSSMPutU8(pSSM, pThis->uRegThr);
|
---|
| 1739 | pHlp->pfnSSMPutU8(pSSM, pThis->uRegIer);
|
---|
| 1740 | pHlp->pfnSSMPutU8(pSSM, pThis->uRegIir);
|
---|
| 1741 | pHlp->pfnSSMPutU8(pSSM, pThis->uRegFcr);
|
---|
| 1742 | pHlp->pfnSSMPutU8(pSSM, pThis->uRegLcr);
|
---|
| 1743 | pHlp->pfnSSMPutU8(pSSM, pThis->uRegMcr);
|
---|
| 1744 | pHlp->pfnSSMPutU8(pSSM, pThis->uRegLsr);
|
---|
| 1745 | pHlp->pfnSSMPutU8(pSSM, pThis->uRegMsr);
|
---|
| 1746 | pHlp->pfnSSMPutU8(pSSM, pThis->uRegScr);
|
---|
| 1747 | pHlp->pfnSSMPutBool(pSSM, pThis->fIrqCtiPending);
|
---|
| 1748 | pHlp->pfnSSMPutBool(pSSM, pThis->fThreEmptyPending);
|
---|
| 1749 | pHlp->pfnSSMPutU8(pSSM, pThis->FifoXmit.cbMax);
|
---|
| 1750 | pHlp->pfnSSMPutU8(pSSM, pThis->FifoXmit.cbItl);
|
---|
| 1751 | pHlp->pfnSSMPutU8(pSSM, pThis->FifoRecv.cbMax);
|
---|
| 1752 | pHlp->pfnSSMPutU8(pSSM, pThis->FifoRecv.cbItl);
|
---|
| 1753 |
|
---|
[81893] | 1754 | int rc = PDMDevHlpTimerSave(pDevIns, pThis->hTimerRcvFifoTimeout, pSSM);
|
---|
[74919] | 1755 | if (RT_SUCCESS(rc))
|
---|
[81893] | 1756 | rc = PDMDevHlpTimerSave(pDevIns, pThis->hTimerTxUnconnected, pSSM);
|
---|
[74919] | 1757 |
|
---|
| 1758 | return rc;
|
---|
[73259] | 1759 | }
|
---|
| 1760 |
|
---|
| 1761 |
|
---|
[81893] | 1762 | /**
|
---|
| 1763 | * Loads the UART state from the given SSM handle.
|
---|
| 1764 | *
|
---|
| 1765 | * @returns VBox status code.
|
---|
| 1766 | * @param pDevIns The device instance.
|
---|
| 1767 | * @param pThis The UART core instance.
|
---|
| 1768 | * @param pSSM The SSM handle to load from.
|
---|
| 1769 | * @param uVersion Saved state version.
|
---|
| 1770 | * @param uPass The SSM pass the call is done in.
|
---|
[81894] | 1771 | * @param pbIrq Where to store the IRQ value for legacy
|
---|
[81893] | 1772 | * saved states - optional.
|
---|
| 1773 | * @param pPortBase Where to store the I/O port base for legacy
|
---|
| 1774 | * saved states - optional.
|
---|
| 1775 | */
|
---|
| 1776 | DECLHIDDEN(int) uartR3LoadExec(PPDMDEVINS pDevIns, PUARTCORE pThis, PSSMHANDLE pSSM, uint32_t uVersion, uint32_t uPass,
|
---|
[75134] | 1777 | uint8_t *pbIrq, RTIOPORT *pPortBase)
|
---|
[73259] | 1778 | {
|
---|
[81897] | 1779 | PCPDMDEVHLPR3 pHlp = pDevIns->pHlpR3;
|
---|
| 1780 | int rc;
|
---|
[73299] | 1781 | RT_NOREF(uPass);
|
---|
[73259] | 1782 |
|
---|
| 1783 | if (uVersion > UART_SAVED_STATE_VERSION_LEGACY_CODE)
|
---|
| 1784 | {
|
---|
[81897] | 1785 | pHlp->pfnSSMGetU16(pSSM, &pThis->uRegDivisor);
|
---|
| 1786 | pHlp->pfnSSMGetU8(pSSM, &pThis->uRegRbr);
|
---|
| 1787 | pHlp->pfnSSMGetU8(pSSM, &pThis->uRegThr);
|
---|
| 1788 | pHlp->pfnSSMGetU8(pSSM, &pThis->uRegIer);
|
---|
| 1789 | pHlp->pfnSSMGetU8(pSSM, &pThis->uRegIir);
|
---|
| 1790 | pHlp->pfnSSMGetU8(pSSM, &pThis->uRegFcr);
|
---|
| 1791 | pHlp->pfnSSMGetU8(pSSM, &pThis->uRegLcr);
|
---|
| 1792 | pHlp->pfnSSMGetU8(pSSM, &pThis->uRegMcr);
|
---|
| 1793 | pHlp->pfnSSMGetU8(pSSM, &pThis->uRegLsr);
|
---|
| 1794 | pHlp->pfnSSMGetU8(pSSM, &pThis->uRegMsr);
|
---|
| 1795 | pHlp->pfnSSMGetU8(pSSM, &pThis->uRegScr);
|
---|
| 1796 | pHlp->pfnSSMGetBool(pSSM, &pThis->fIrqCtiPending);
|
---|
| 1797 | pHlp->pfnSSMGetBool(pSSM, &pThis->fThreEmptyPending);
|
---|
| 1798 | pHlp->pfnSSMGetU8(pSSM, &pThis->FifoXmit.cbMax);
|
---|
| 1799 | pHlp->pfnSSMGetU8(pSSM, &pThis->FifoXmit.cbItl);
|
---|
| 1800 | pHlp->pfnSSMGetU8(pSSM, &pThis->FifoRecv.cbMax);
|
---|
| 1801 | pHlp->pfnSSMGetU8(pSSM, &pThis->FifoRecv.cbItl);
|
---|
[73259] | 1802 |
|
---|
[81893] | 1803 | rc = PDMDevHlpTimerLoad(pDevIns, pThis->hTimerRcvFifoTimeout, pSSM);
|
---|
[74919] | 1804 | if (uVersion > UART_SAVED_STATE_VERSION_PRE_UNCONNECTED_TX_TIMER)
|
---|
[81893] | 1805 | rc = PDMDevHlpTimerLoad(pDevIns, pThis->hTimerTxUnconnected, pSSM);
|
---|
[73259] | 1806 | }
|
---|
| 1807 | else
|
---|
| 1808 | {
|
---|
[75134] | 1809 | AssertPtr(pbIrq);
|
---|
| 1810 | AssertPtr(pPortBase);
|
---|
[73259] | 1811 | if (uVersion == UART_SAVED_STATE_VERSION_16450)
|
---|
| 1812 | {
|
---|
| 1813 | pThis->enmType = UARTTYPE_16450;
|
---|
[81893] | 1814 | LogRel(("Serial#%d: falling back to 16450 mode from load state\n", pDevIns->iInstance));
|
---|
[73259] | 1815 | }
|
---|
| 1816 |
|
---|
[81897] | 1817 | pHlp->pfnSSMGetU16(pSSM, &pThis->uRegDivisor);
|
---|
| 1818 | pHlp->pfnSSMGetU8(pSSM, &pThis->uRegRbr);
|
---|
| 1819 | pHlp->pfnSSMGetU8(pSSM, &pThis->uRegIer);
|
---|
| 1820 | pHlp->pfnSSMGetU8(pSSM, &pThis->uRegLcr);
|
---|
| 1821 | pHlp->pfnSSMGetU8(pSSM, &pThis->uRegMcr);
|
---|
| 1822 | pHlp->pfnSSMGetU8(pSSM, &pThis->uRegLsr);
|
---|
| 1823 | pHlp->pfnSSMGetU8(pSSM, &pThis->uRegMsr);
|
---|
| 1824 | pHlp->pfnSSMGetU8(pSSM, &pThis->uRegScr);
|
---|
[73259] | 1825 | if (uVersion > UART_SAVED_STATE_VERSION_16450)
|
---|
[81897] | 1826 | pHlp->pfnSSMGetU8(pSSM, &pThis->uRegFcr);
|
---|
[75134] | 1827 |
|
---|
| 1828 | int32_t iTmp = 0;
|
---|
[81897] | 1829 | pHlp->pfnSSMGetS32(pSSM, &iTmp);
|
---|
[73636] | 1830 | pThis->fThreEmptyPending = RT_BOOL(iTmp);
|
---|
[73259] | 1831 |
|
---|
[81897] | 1832 | rc = pHlp->pfnSSMGetS32(pSSM, &iTmp);
|
---|
[75134] | 1833 | AssertRCReturn(rc, rc);
|
---|
| 1834 | *pbIrq = (uint8_t)iTmp;
|
---|
| 1835 |
|
---|
[81897] | 1836 | pHlp->pfnSSMSkip(pSSM, sizeof(int32_t)); /* was: last_break_enable */
|
---|
[75134] | 1837 |
|
---|
| 1838 | uint32_t uPortBaseTmp = 0;
|
---|
[81897] | 1839 | rc = pHlp->pfnSSMGetU32(pSSM, &uPortBaseTmp);
|
---|
[75134] | 1840 | AssertRCReturn(rc, rc);
|
---|
| 1841 | *pPortBase = (RTIOPORT)uPortBaseTmp;
|
---|
| 1842 |
|
---|
[81897] | 1843 | rc = pHlp->pfnSSMSkip(pSSM, sizeof(bool)); /* was: msr_changed */
|
---|
[73259] | 1844 | if ( RT_SUCCESS(rc)
|
---|
| 1845 | && uVersion > UART_SAVED_STATE_VERSION_MISSING_BITS)
|
---|
| 1846 | {
|
---|
[81897] | 1847 | pHlp->pfnSSMGetU8(pSSM, &pThis->uRegThr);
|
---|
| 1848 | pHlp->pfnSSMSkip(pSSM, sizeof(uint8_t)); /* The old transmit shift register, not used anymore. */
|
---|
| 1849 | pHlp->pfnSSMGetU8(pSSM, &pThis->uRegIir);
|
---|
[73259] | 1850 |
|
---|
[75134] | 1851 | int32_t iTimeoutPending = 0;
|
---|
[81897] | 1852 | pHlp->pfnSSMGetS32(pSSM, &iTimeoutPending);
|
---|
[73259] | 1853 | pThis->fIrqCtiPending = RT_BOOL(iTimeoutPending);
|
---|
| 1854 |
|
---|
[81893] | 1855 | rc = PDMDevHlpTimerLoad(pDevIns, pThis->hTimerRcvFifoTimeout, pSSM);
|
---|
[75134] | 1856 | AssertRCReturn(rc, rc);
|
---|
| 1857 |
|
---|
| 1858 | bool fWasActiveIgn;
|
---|
[81897] | 1859 | rc = pHlp->pfnTimerSkipLoad(pSSM, &fWasActiveIgn); /* was: transmit_timerR3 */
|
---|
[75134] | 1860 | AssertRCReturn(rc, rc);
|
---|
| 1861 |
|
---|
[81897] | 1862 | pHlp->pfnSSMGetU8(pSSM, &pThis->FifoRecv.cbItl);
|
---|
| 1863 | rc = pHlp->pfnSSMGetU8(pSSM, &pThis->FifoRecv.cbItl);
|
---|
[73259] | 1864 | }
|
---|
| 1865 | }
|
---|
| 1866 |
|
---|
| 1867 | return rc;
|
---|
| 1868 | }
|
---|
| 1869 |
|
---|
| 1870 |
|
---|
[81893] | 1871 | /**
|
---|
| 1872 | * Called when loading the state completed, updates the parameters of any driver underneath.
|
---|
| 1873 | *
|
---|
| 1874 | * @returns VBox status code.
|
---|
| 1875 | * @param pDevIns The device instance.
|
---|
| 1876 | * @param pThis The shared serial port instance data.
|
---|
| 1877 | * @param pThisCC The serial port instance data for the current context.
|
---|
| 1878 | * @param pSSM The SSM handle.
|
---|
| 1879 | */
|
---|
| 1880 | DECLHIDDEN(int) uartR3LoadDone(PPDMDEVINS pDevIns, PUARTCORE pThis, PUARTCORECC pThisCC, PSSMHANDLE pSSM)
|
---|
[73259] | 1881 | {
|
---|
| 1882 | RT_NOREF(pSSM);
|
---|
| 1883 |
|
---|
[81893] | 1884 | uartR3ParamsUpdate(pDevIns, pThis, pThisCC);
|
---|
| 1885 | uartIrqUpdate(pDevIns, pThis, pThisCC);
|
---|
[73259] | 1886 |
|
---|
[81893] | 1887 | if (pThisCC->pDrvSerial)
|
---|
[73259] | 1888 | {
|
---|
| 1889 | /* Set the modem lines to reflect the current state. */
|
---|
[81893] | 1890 | int rc = pThisCC->pDrvSerial->pfnChgModemLines(pThisCC->pDrvSerial,
|
---|
[81897] | 1891 | RT_BOOL(pThis->uRegMcr & UART_REG_MCR_RTS),
|
---|
| 1892 | RT_BOOL(pThis->uRegMcr & UART_REG_MCR_DTR));
|
---|
[73259] | 1893 | if (RT_FAILURE(rc))
|
---|
| 1894 | LogRel(("Serial#%d: Failed to set modem lines with %Rrc during saved state load\n",
|
---|
[81893] | 1895 | pDevIns->iInstance, rc));
|
---|
[73259] | 1896 |
|
---|
| 1897 | uint32_t fStsLines = 0;
|
---|
[81893] | 1898 | rc = pThisCC->pDrvSerial->pfnQueryStsLines(pThisCC->pDrvSerial, &fStsLines);
|
---|
[73259] | 1899 | if (RT_SUCCESS(rc))
|
---|
[81893] | 1900 | uartR3StsLinesUpdate(pDevIns, pThis, pThisCC, fStsLines);
|
---|
[73259] | 1901 | else
|
---|
| 1902 | LogRel(("Serial#%d: Failed to query status line status with %Rrc during reset\n",
|
---|
[81893] | 1903 | pDevIns->iInstance, rc));
|
---|
[73259] | 1904 | }
|
---|
| 1905 |
|
---|
| 1906 | return VINF_SUCCESS;
|
---|
| 1907 | }
|
---|
| 1908 |
|
---|
| 1909 |
|
---|
[81893] | 1910 | /**
|
---|
| 1911 | * Resets the given UART core instance.
|
---|
| 1912 | *
|
---|
| 1913 | * @param pDevIns The device instance.
|
---|
| 1914 | * @param pThis The shared serial port instance data.
|
---|
| 1915 | * @param pThisCC The serial port instance data for the current context.
|
---|
| 1916 | */
|
---|
| 1917 | DECLHIDDEN(void) uartR3Reset(PPDMDEVINS pDevIns, PUARTCORE pThis, PUARTCORECC pThisCC)
|
---|
[72074] | 1918 | {
|
---|
[73243] | 1919 | pThis->uRegDivisor = 0x0c; /* Default to 9600 Baud. */
|
---|
| 1920 | pThis->uRegRbr = 0;
|
---|
| 1921 | pThis->uRegThr = 0;
|
---|
| 1922 | pThis->uRegIer = 0;
|
---|
| 1923 | pThis->uRegIir = UART_REG_IIR_IP_NO_INT;
|
---|
| 1924 | pThis->uRegFcr = 0;
|
---|
| 1925 | pThis->uRegLcr = 0; /* 5 data bits, no parity, 1 stop bit. */
|
---|
| 1926 | pThis->uRegMcr = 0;
|
---|
| 1927 | pThis->uRegLsr = UART_REG_LSR_THRE | UART_REG_LSR_TEMT;
|
---|
[82798] | 1928 | pThis->uRegMsr = UART_REG_MSR_DCD | UART_REG_MSR_CTS | UART_REG_MSR_DSR | UART_REG_MSR_DCTS | UART_REG_MSR_DDSR | UART_REG_MSR_DDCD;
|
---|
[73243] | 1929 | pThis->uRegScr = 0;
|
---|
| 1930 | pThis->fIrqCtiPending = false;
|
---|
[73712] | 1931 | pThis->fThreEmptyPending = true;
|
---|
[72083] | 1932 |
|
---|
[73243] | 1933 | /* Standard FIFO size for 15550A. */
|
---|
| 1934 | pThis->FifoXmit.cbMax = 16;
|
---|
| 1935 | pThis->FifoRecv.cbMax = 16;
|
---|
[72195] | 1936 | pThis->FifoRecv.cbItl = 1;
|
---|
| 1937 |
|
---|
[81893] | 1938 | uartR3XferReset(pDevIns, pThis, pThisCC);
|
---|
[72074] | 1939 | }
|
---|
| 1940 |
|
---|
| 1941 |
|
---|
[81893] | 1942 | /**
|
---|
| 1943 | * Attaches the given UART core instance to the drivers at the given LUN.
|
---|
| 1944 | *
|
---|
| 1945 | * @returns VBox status code.
|
---|
| 1946 | * @param pDevIns The device instance.
|
---|
| 1947 | * @param pThis The shared serial port instance data.
|
---|
| 1948 | * @param pThisCC The serial port instance data for the current context.
|
---|
| 1949 | * @param iLUN The LUN being attached.
|
---|
| 1950 | */
|
---|
| 1951 | DECLHIDDEN(int) uartR3Attach(PPDMDEVINS pDevIns, PUARTCORE pThis, PUARTCORECC pThisCC, unsigned iLUN)
|
---|
[72074] | 1952 | {
|
---|
[81893] | 1953 | int rc = PDMDevHlpDriverAttach(pDevIns, iLUN, &pThisCC->IBase, &pThisCC->pDrvBase, "Serial Char");
|
---|
[72074] | 1954 | if (RT_SUCCESS(rc))
|
---|
| 1955 | {
|
---|
[81893] | 1956 | pThisCC->pDrvSerial = PDMIBASE_QUERY_INTERFACE(pThisCC->pDrvBase, PDMISERIALCONNECTOR);
|
---|
| 1957 | if (!pThisCC->pDrvSerial)
|
---|
[72074] | 1958 | {
|
---|
[81893] | 1959 | AssertLogRelMsgFailed(("Configuration error: instance %d has no serial interface!\n", pDevIns->iInstance));
|
---|
[72074] | 1960 | return VERR_PDM_MISSING_INTERFACE;
|
---|
| 1961 | }
|
---|
[90447] | 1962 | rc = PDMDevHlpCritSectEnter(pDevIns, &pThis->CritSect, VERR_IGNORED);
|
---|
| 1963 | if (RT_SUCCESS(rc))
|
---|
| 1964 | {
|
---|
| 1965 | uartR3XferReset(pDevIns, pThis, pThisCC);
|
---|
| 1966 | PDMDevHlpCritSectLeave(pDevIns, &pThis->CritSect);
|
---|
| 1967 | }
|
---|
[72074] | 1968 | }
|
---|
| 1969 | else if (rc == VERR_PDM_NO_ATTACHED_DRIVER)
|
---|
| 1970 | {
|
---|
[81893] | 1971 | pThisCC->pDrvBase = NULL;
|
---|
| 1972 | pThisCC->pDrvSerial = NULL;
|
---|
[90447] | 1973 | rc = PDMDevHlpCritSectEnter(pDevIns, &pThis->CritSect, VERR_IGNORED);
|
---|
| 1974 | if (RT_SUCCESS(rc))
|
---|
| 1975 | {
|
---|
| 1976 | uartR3XferReset(pDevIns, pThis, pThisCC);
|
---|
| 1977 | PDMDevHlpCritSectLeave(pDevIns, &pThis->CritSect);
|
---|
| 1978 | }
|
---|
[81893] | 1979 | LogRel(("Serial#%d: no unit\n", pDevIns->iInstance));
|
---|
[72074] | 1980 | }
|
---|
| 1981 | else /* Don't call VMSetError here as we assume that the driver already set an appropriate error */
|
---|
[81893] | 1982 | LogRel(("Serial#%d: Failed to attach to serial driver. rc=%Rrc\n", pDevIns->iInstance, rc));
|
---|
[72074] | 1983 |
|
---|
| 1984 | return rc;
|
---|
| 1985 | }
|
---|
| 1986 |
|
---|
| 1987 |
|
---|
[81893] | 1988 | /**
|
---|
| 1989 | * Detaches any attached driver from the given UART core instance.
|
---|
| 1990 | *
|
---|
| 1991 | * @param pDevIns The device instance.
|
---|
| 1992 | * @param pThis The shared serial port instance data.
|
---|
| 1993 | * @param pThisCC The serial port instance data for the current context.
|
---|
| 1994 | */
|
---|
| 1995 | DECLHIDDEN(void) uartR3Detach(PPDMDEVINS pDevIns, PUARTCORE pThis, PUARTCORECC pThisCC)
|
---|
[72074] | 1996 | {
|
---|
| 1997 | /* Zero out important members. */
|
---|
[81893] | 1998 | pThisCC->pDrvBase = NULL;
|
---|
| 1999 | pThisCC->pDrvSerial = NULL;
|
---|
[90447] | 2000 | int const rcLock = PDMDevHlpCritSectEnter(pDevIns, &pThis->CritSect, VERR_IGNORED);
|
---|
| 2001 | PDM_CRITSECT_RELEASE_ASSERT_RC_DEV(pDevIns, &pThis->CritSect, rcLock);
|
---|
| 2002 |
|
---|
[81893] | 2003 | uartR3XferReset(pDevIns, pThis, pThisCC);
|
---|
[90447] | 2004 |
|
---|
[84907] | 2005 | PDMDevHlpCritSectLeave(pDevIns, &pThis->CritSect);
|
---|
[72074] | 2006 | }
|
---|
| 2007 |
|
---|
| 2008 |
|
---|
[81893] | 2009 | /**
|
---|
| 2010 | * Destroys the given UART core instance freeing all allocated resources.
|
---|
| 2011 | *
|
---|
| 2012 | * @param pDevIns The device instance.
|
---|
| 2013 | * @param pThis The shared UART core instance data..
|
---|
| 2014 | */
|
---|
| 2015 | DECLHIDDEN(void) uartR3Destruct(PPDMDEVINS pDevIns, PUARTCORE pThis)
|
---|
[72074] | 2016 | {
|
---|
[81893] | 2017 | PDMDevHlpCritSectDelete(pDevIns, &pThis->CritSect);
|
---|
[72074] | 2018 | }
|
---|
| 2019 |
|
---|
| 2020 |
|
---|
[81893] | 2021 | /**
|
---|
| 2022 | * Initializes the given UART core instance using the provided configuration.
|
---|
| 2023 | *
|
---|
| 2024 | * @returns VBox status code.
|
---|
| 2025 | * @param pDevIns The device instance pointer.
|
---|
| 2026 | * @param pThis The shared UART core instance data to
|
---|
| 2027 | * initialize.
|
---|
| 2028 | * @param pThisCC The ring-3 UART core instance data to
|
---|
| 2029 | * initialize.
|
---|
| 2030 | * @param enmType The type of UART emulated.
|
---|
| 2031 | * @param iLUN The LUN the UART should look for attached drivers.
|
---|
| 2032 | * @param fFlags Additional flags controlling device behavior.
|
---|
| 2033 | * @param pfnUartIrqReq Pointer to the interrupt request callback.
|
---|
| 2034 | */
|
---|
| 2035 | DECLHIDDEN(int) uartR3Init(PPDMDEVINS pDevIns, PUARTCORE pThis, PUARTCORECC pThisCC,
|
---|
| 2036 | UARTTYPE enmType, unsigned iLUN, uint32_t fFlags, PFNUARTCOREIRQREQ pfnUartIrqReq)
|
---|
[72074] | 2037 | {
|
---|
| 2038 | /*
|
---|
| 2039 | * Initialize the instance data.
|
---|
| 2040 | * (Do this early or the destructor might choke on something!)
|
---|
| 2041 | */
|
---|
[81893] | 2042 | pThis->iLUN = iLUN;
|
---|
| 2043 | pThis->enmType = enmType;
|
---|
| 2044 | pThis->fFlags = fFlags;
|
---|
[72074] | 2045 |
|
---|
[81893] | 2046 | pThisCC->iLUN = iLUN;
|
---|
| 2047 | pThisCC->pDevIns = pDevIns;
|
---|
| 2048 | pThisCC->pShared = pThis;
|
---|
| 2049 | pThisCC->pfnUartIrqReq = pfnUartIrqReq;
|
---|
| 2050 |
|
---|
[72074] | 2051 | /* IBase */
|
---|
[81893] | 2052 | pThisCC->IBase.pfnQueryInterface = uartR3QueryInterface;
|
---|
[72074] | 2053 |
|
---|
| 2054 | /* ISerialPort */
|
---|
[81893] | 2055 | pThisCC->ISerialPort.pfnDataAvailRdrNotify = uartR3DataAvailRdrNotify;
|
---|
| 2056 | pThisCC->ISerialPort.pfnDataSentNotify = uartR3DataSentNotify;
|
---|
| 2057 | pThisCC->ISerialPort.pfnReadWr = uartR3ReadWr;
|
---|
| 2058 | pThisCC->ISerialPort.pfnNotifyStsLinesChanged = uartR3NotifyStsLinesChanged;
|
---|
| 2059 | pThisCC->ISerialPort.pfnNotifyBrk = uartR3NotifyBrk;
|
---|
[72074] | 2060 |
|
---|
[81893] | 2061 | int rc = PDMDevHlpCritSectInit(pDevIns, &pThis->CritSect, RT_SRC_POS, "Uart{%s#%d}#%d",
|
---|
| 2062 | pDevIns->pReg->szName, pDevIns->iInstance, iLUN);
|
---|
[72074] | 2063 | AssertRCReturn(rc, rc);
|
---|
| 2064 |
|
---|
| 2065 | /*
|
---|
| 2066 | * Attach the char driver and get the interfaces.
|
---|
| 2067 | */
|
---|
[81893] | 2068 | rc = PDMDevHlpDriverAttach(pDevIns, iLUN, &pThisCC->IBase, &pThisCC->pDrvBase, "UART");
|
---|
[72074] | 2069 | if (RT_SUCCESS(rc))
|
---|
| 2070 | {
|
---|
[81893] | 2071 | pThisCC->pDrvSerial = PDMIBASE_QUERY_INTERFACE(pThisCC->pDrvBase, PDMISERIALCONNECTOR);
|
---|
| 2072 | if (!pThisCC->pDrvSerial)
|
---|
[72074] | 2073 | {
|
---|
[73135] | 2074 | AssertLogRelMsgFailed(("Configuration error: instance %d has no serial interface!\n", iLUN));
|
---|
[72074] | 2075 | return VERR_PDM_MISSING_INTERFACE;
|
---|
| 2076 | }
|
---|
| 2077 | }
|
---|
| 2078 | else if (rc == VERR_PDM_NO_ATTACHED_DRIVER)
|
---|
| 2079 | {
|
---|
[81893] | 2080 | pThisCC->pDrvBase = NULL;
|
---|
| 2081 | pThisCC->pDrvSerial = NULL;
|
---|
[73135] | 2082 | LogRel(("Serial#%d: no unit\n", iLUN));
|
---|
[72074] | 2083 | }
|
---|
| 2084 | else
|
---|
| 2085 | {
|
---|
[73135] | 2086 | AssertLogRelMsgFailed(("Serial#%d: Failed to attach to char driver. rc=%Rrc\n", iLUN, rc));
|
---|
[72074] | 2087 | /* Don't call VMSetError here as we assume that the driver already set an appropriate error */
|
---|
| 2088 | return rc;
|
---|
| 2089 | }
|
---|
| 2090 |
|
---|
[73243] | 2091 | /*
|
---|
| 2092 | * Create the receive FIFO character timeout indicator timer.
|
---|
| 2093 | */
|
---|
[84689] | 2094 | rc = PDMDevHlpTimerCreate(pDevIns, TMCLOCK_VIRTUAL, uartR3RcvFifoTimeoutTimer, pThisCC,
|
---|
[87773] | 2095 | TMTIMER_FLAGS_NO_CRIT_SECT | TMTIMER_FLAGS_RING0, "UART Rcv FIFO",
|
---|
[81892] | 2096 | &pThis->hTimerRcvFifoTimeout);
|
---|
[73243] | 2097 | AssertRCReturn(rc, rc);
|
---|
| 2098 |
|
---|
[84689] | 2099 | rc = PDMDevHlpTimerSetCritSect(pDevIns, pThis->hTimerRcvFifoTimeout, &pThis->CritSect);
|
---|
| 2100 | AssertRCReturn(rc, rc);
|
---|
| 2101 |
|
---|
[74919] | 2102 | /*
|
---|
| 2103 | * Create the transmit timer when no device is connected.
|
---|
| 2104 | */
|
---|
[84281] | 2105 | rc = PDMDevHlpTimerCreate(pDevIns, TMCLOCK_VIRTUAL_SYNC, uartR3TxUnconnectedTimer, pThisCC,
|
---|
[87773] | 2106 | TMTIMER_FLAGS_NO_CRIT_SECT | TMTIMER_FLAGS_NO_RING0, "UART TX unconnect",
|
---|
[81892] | 2107 | &pThis->hTimerTxUnconnected);
|
---|
[74919] | 2108 | AssertRCReturn(rc, rc);
|
---|
| 2109 |
|
---|
[81893] | 2110 | uartR3Reset(pDevIns, pThis, pThisCC);
|
---|
[72074] | 2111 | return VINF_SUCCESS;
|
---|
| 2112 | }
|
---|
| 2113 |
|
---|
[81893] | 2114 | #else /* !IN_RING3 */
|
---|
[72074] | 2115 |
|
---|
[81893] | 2116 | /**
|
---|
| 2117 | * Initializes the ring-0 / raw-mode instance data.
|
---|
| 2118 | *
|
---|
| 2119 | * @returns VBox status code.
|
---|
| 2120 | * @param pThisCC The serial port instance data for the current context.
|
---|
| 2121 | * @param pfnUartIrqReq Pointer to the interrupt request callback.
|
---|
| 2122 | */
|
---|
| 2123 | DECLHIDDEN(int) uartRZInit(PUARTCORECC pThisCC, PFNUARTCOREIRQREQ pfnUartIrqReq)
|
---|
| 2124 | {
|
---|
| 2125 | AssertPtrReturn(pfnUartIrqReq, VERR_INVALID_POINTER);
|
---|
| 2126 | AssertPtrReturn(pThisCC, VERR_INVALID_POINTER);
|
---|
| 2127 | pThisCC->pfnUartIrqReq = pfnUartIrqReq;
|
---|
| 2128 | return VINF_SUCCESS;
|
---|
| 2129 | }
|
---|
| 2130 |
|
---|
| 2131 | #endif /* !IN_RING3 */
|
---|
| 2132 |
|
---|
[72074] | 2133 | #endif /* !VBOX_DEVICE_STRUCT_TESTCASE */
|
---|