VirtualBox

About
Screenshots
Downloads
Documentation
End-user docs
Technical docs
Contribute
Community

Browse Source

Context Navigation

source: vbox/trunk/include/VBox/vmm/pgm.h@ 73768

Last change on this file since 73768 was 73376, checked in by vboxsync, 6 years ago
PGM/NEM: catch make-writable changes during memory exits and avoid the emulation when a page was allocated. bugref:9044
Property svn:eol-style set to `native` Property svn:keywords set to `Author Date Id Revision`
File size: 46.8 KB

Line
1	/** @file
2	* PGM - Page Monitor / Monitor.
3	*/
4
5	/*
6	* Copyright (C) 2006-2017 Oracle Corporation
7	*
8	* This file is part of VirtualBox Open Source Edition (OSE), as
9	* available from http://www.virtualbox.org. This file is free software;
10	* you can redistribute it and/or modify it under the terms of the GNU
11	* General Public License (GPL) as published by the Free Software
12	* Foundation, in version 2 as it comes in the "COPYING" file of the
13	* VirtualBox OSE distribution. VirtualBox OSE is distributed in the
14	* hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
15	*
16	* The contents of this file may alternatively be used under the terms
17	* of the Common Development and Distribution License Version 1.0
18	* (CDDL) only, as it comes in the "COPYING.CDDL" file of the
19	* VirtualBox OSE distribution, in which case the provisions of the
20	* CDDL are applicable instead of those of the GPL.
21	*
22	* You may elect to license modified versions of this file under the
23	* terms and conditions of either the GPL or the CDDL or both.
24	*/
25
26	#ifndef ___VBox_vmm_pgm_h
27	#define ___VBox_vmm_pgm_h
28
29	#include <VBox/types.h>
30	#include <VBox/sup.h>
31	#include <VBox/vmm/vmapi.h>
32	#include <VBox/vmm/gmm.h> /* for PGMMREGISTERSHAREDMODULEREQ */
33	#include <iprt/x86.h>
34	#include <VBox/VMMDev.h> /* for VMMDEVSHAREDREGIONDESC */
35	#include <VBox/param.h>
36
37	RT_C_DECLS_BEGIN
38
39	/** @defgroup grp_pgm The Page Monitor / Manager API
40	* @ingroup grp_vmm
41	* @{
42	*/
43
44	/**
45	* FNPGMRELOCATE callback mode.
46	*/
47	typedef enum PGMRELOCATECALL
48	{
49	/** The callback is for checking if the suggested address is suitable. */
50	PGMRELOCATECALL_SUGGEST = 1,
51	/** The callback is for executing the relocation. */
52	PGMRELOCATECALL_RELOCATE
53	} PGMRELOCATECALL;
54
55
56	/**
57	* Callback function which will be called when PGM is trying to find
58	* a new location for the mapping.
59	*
60	* The callback is called in two modes, 1) the check mode and 2) the relocate mode.
61	* In 1) the callback should say if it objects to a suggested new location. If it
62	* accepts the new location, it is called again for doing it's relocation.
63	*
64	*
65	* @returns true if the location is ok.
66	* @returns false if another location should be found.
67	* @param pVM The cross context VM structure.
68	* @param GCPtrOld The old virtual address.
69	* @param GCPtrNew The new virtual address.
70	* @param enmMode Used to indicate the callback mode.
71	* @param pvUser User argument.
72	* @remark The return value is no a failure indicator, it's an acceptance
73	* indicator. Relocation can not fail!
74	*/
75	typedef DECLCALLBACK(bool) FNPGMRELOCATE(PVM pVM, RTGCPTR GCPtrOld, RTGCPTR GCPtrNew, PGMRELOCATECALL enmMode, void *pvUser);
76	/** Pointer to a relocation callback function. */
77	typedef FNPGMRELOCATE *PFNPGMRELOCATE;
78
79
80	/**
81	* Memory access origin.
82	*/
83	typedef enum PGMACCESSORIGIN
84	{
85	/** Invalid zero value. */
86	PGMACCESSORIGIN_INVALID = 0,
87	/** IEM is access memory. */
88	PGMACCESSORIGIN_IEM,
89	/** HM is access memory. */
90	PGMACCESSORIGIN_HM,
91	/** Some device is access memory. */
92	PGMACCESSORIGIN_DEVICE,
93	/** Someone debugging is access memory. */
94	PGMACCESSORIGIN_DEBUGGER,
95	/** SELM is access memory. */
96	PGMACCESSORIGIN_SELM,
97	/** FTM is access memory. */
98	PGMACCESSORIGIN_FTM,
99	/** REM is access memory. */
100	PGMACCESSORIGIN_REM,
101	/** IOM is access memory. */
102	PGMACCESSORIGIN_IOM,
103	/** End of valid values. */
104	PGMACCESSORIGIN_END,
105	/** Type size hack. */
106	PGMACCESSORIGIN_32BIT_HACK = 0x7fffffff
107	} PGMACCESSORIGIN;
108
109
110	/**
111	* Physical page access handler kind.
112	*/
113	typedef enum PGMPHYSHANDLERKIND
114	{
115	/** MMIO range. Pages are not present, all access is done in interpreter or recompiler. */
116	PGMPHYSHANDLERKIND_MMIO = 1,
117	/** Handler all write access to a physical page range. */
118	PGMPHYSHANDLERKIND_WRITE,
119	/** Handler all access to a physical page range. */
120	PGMPHYSHANDLERKIND_ALL
121
122	} PGMPHYSHANDLERKIND;
123
124	/**
125	* Guest Access type
126	*/
127	typedef enum PGMACCESSTYPE
128	{
129	/** Read access. */
130	PGMACCESSTYPE_READ = 1,
131	/** Write access. */
132	PGMACCESSTYPE_WRITE
133	} PGMACCESSTYPE;
134
135
136	/** @def PGM_ALL_CB_DECL
137	* Macro for declaring a handler callback for all contexts. The handler
138	* callback is static in ring-3, and exported in RC and R0.
139	* @sa PGM_ALL_CB2_DECL.
140	*/
141	#if defined(IN_RC) \|\| defined(IN_RING0)
142	# ifdef __cplusplus
143	# define PGM_ALL_CB_DECL(type) extern "C" DECLCALLBACK(DECLEXPORT(type))
144	# else
145	# define PGM_ALL_CB_DECL(type) DECLCALLBACK(DECLEXPORT(type))
146	# endif
147	#else
148	# define PGM_ALL_CB_DECL(type) static DECLCALLBACK(type)
149	#endif
150
151	/** @def PGM_ALL_CB2_DECL
152	* Macro for declaring a handler callback for all contexts. The handler
153	* callback is hidden in ring-3, and exported in RC and R0.
154	* @sa PGM_ALL_CB2_DECL.
155	*/
156	#if defined(IN_RC) \|\| defined(IN_RING0)
157	# ifdef __cplusplus
158	# define PGM_ALL_CB2_DECL(type) extern "C" DECLCALLBACK(DECLEXPORT(type))
159	# else
160	# define PGM_ALL_CB2_DECL(type) DECLCALLBACK(DECLEXPORT(type))
161	# endif
162	#else
163	# define PGM_ALL_CB2_DECL(type) DECLCALLBACK(DECLHIDDEN(type))
164	#endif
165
166	/** @def PGM_ALL_CB2_PROTO
167	* Macro for declaring a handler callback for all contexts. The handler
168	* callback is hidden in ring-3, and exported in RC and R0.
169	* @param fnType The callback function type.
170	* @sa PGM_ALL_CB2_DECL.
171	*/
172	#if defined(IN_RC) \|\| defined(IN_RING0)
173	# ifdef __cplusplus
174	# define PGM_ALL_CB2_PROTO(fnType) extern "C" DECLEXPORT(fnType)
175	# else
176	# define PGM_ALL_CB2_PROTO(fnType) DECLEXPORT(fnType)
177	# endif
178	#else
179	# define PGM_ALL_CB2_PROTO(fnType) DECLHIDDEN(fnType)
180	#endif
181
182
183	/**
184	* \#PF Handler callback for physical access handler ranges in RC and R0.
185	*
186	* @returns Strict VBox status code (appropriate for ring-0 and raw-mode).
187	* @param pVM The cross context VM structure.
188	* @param pVCpu The cross context virtual CPU structure of the calling EMT.
189	* @param uErrorCode CPU Error code.
190	* @param pRegFrame Trap register frame.
191	* NULL on DMA and other non CPU access.
192	* @param pvFault The fault address (cr2).
193	* @param GCPhysFault The GC physical address corresponding to pvFault.
194	* @param pvUser User argument.
195	* @thread EMT(pVCpu)
196	*/
197	typedef DECLCALLBACK(VBOXSTRICTRC) FNPGMRZPHYSPFHANDLER(PVM pVM, PVMCPU pVCpu, RTGCUINT uErrorCode, PCPUMCTXCORE pRegFrame,
198	RTGCPTR pvFault, RTGCPHYS GCPhysFault, void *pvUser);
199	/** Pointer to PGM access callback. */
200	typedef FNPGMRZPHYSPFHANDLER *PFNPGMRZPHYSPFHANDLER;
201
202
203	/**
204	* Access handler callback for physical access handler ranges.
205	*
206	* The handler can not raise any faults, it's mainly for monitoring write access
207	* to certain pages (like MMIO).
208	*
209	* @returns Strict VBox status code in ring-0 and raw-mode context, in ring-3
210	* the only supported informational status code is
211	* VINF_PGM_HANDLER_DO_DEFAULT.
212	* @retval VINF_SUCCESS if the handler have carried out the operation.
213	* @retval VINF_PGM_HANDLER_DO_DEFAULT if the caller should carry out the
214	* access operation.
215	* @retval VINF_EM_XXX in ring-0 and raw-mode context.
216	*
217	* @param pVM The cross context VM structure.
218	* @param pVCpu The cross context virtual CPU structure of the calling EMT.
219	* @param GCPhys The physical address the guest is writing to.
220	* @param pvPhys The HC mapping of that address.
221	* @param pvBuf What the guest is reading/writing.
222	* @param cbBuf How much it's reading/writing.
223	* @param enmAccessType The access type.
224	* @param enmOrigin The origin of this call.
225	* @param pvUser User argument.
226	* @thread EMT(pVCpu)
227	*/
228	typedef DECLCALLBACK(VBOXSTRICTRC) FNPGMPHYSHANDLER(PVM pVM, PVMCPU pVCpu, RTGCPHYS GCPhys, void pvPhys, void pvBuf, size_t cbBuf,
229	PGMACCESSTYPE enmAccessType, PGMACCESSORIGIN enmOrigin, void *pvUser);
230	/** Pointer to PGM access callback. */
231	typedef FNPGMPHYSHANDLER *PFNPGMPHYSHANDLER;
232
233
234	/**
235	* Virtual access handler type.
236	*/
237	typedef enum PGMVIRTHANDLERKIND
238	{
239	/** Write access handled. */
240	PGMVIRTHANDLERKIND_WRITE = 1,
241	/** All access handled. */
242	PGMVIRTHANDLERKIND_ALL,
243	/** Hypervisor write access handled.
244	* This is used to catch the guest trying to write to LDT, TSS and any other
245	* system structure which the brain dead intel guys let unprivilegde code find. */
246	PGMVIRTHANDLERKIND_HYPERVISOR
247	} PGMVIRTHANDLERKIND;
248
249	/**
250	* \#PF handler callback for virtual access handler ranges, RC.
251	*
252	* Important to realize that a physical page in a range can have aliases, and
253	* for ALL and WRITE handlers these will also trigger.
254	*
255	* @returns Strict VBox status code (appropriate for raw-mode).
256	* @param pVM The cross context VM structure.
257	* @param pVCpu The cross context virtual CPU structure of the calling EMT.
258	* @param uErrorCode CPU Error code (X86_TRAP_PF_XXX).
259	* @param pRegFrame Trap register frame.
260	* @param pvFault The fault address (cr2).
261	* @param pvRange The base address of the handled virtual range.
262	* @param offRange The offset of the access into this range.
263	* (If it's a EIP range this is the EIP, if not it's pvFault.)
264	* @param pvUser User argument.
265	* @thread EMT(pVCpu)
266	*/
267	typedef DECLCALLBACK(VBOXSTRICTRC) FNPGMRCVIRTPFHANDLER(PVM pVM, PVMCPU pVCpu, RTGCUINT uErrorCode, PCPUMCTXCORE pRegFrame,
268	RTGCPTR pvFault, RTGCPTR pvRange, uintptr_t offRange, void *pvUser);
269	/** Pointer to PGM access callback. */
270	typedef FNPGMRCVIRTPFHANDLER *PFNPGMRCVIRTPFHANDLER;
271
272	/**
273	* Access handler callback for virtual access handler ranges.
274	*
275	* Important to realize that a physical page in a range can have aliases, and
276	* for ALL and WRITE handlers these will also trigger.
277	*
278	* @returns VINF_SUCCESS if the handler have carried out the operation.
279	* @returns VINF_PGM_HANDLER_DO_DEFAULT if the caller should carry out the access operation.
280	* @param pVM The cross context VM structure.
281	* @param pVCpu The cross context virtual CPU structure of the calling EMT.
282	* @param GCPtr The virtual address the guest is writing to. This
283	* is the registered address corresponding to the
284	* access, so no aliasing trouble here.
285	* @param pvPtr The HC mapping of that address.
286	* @param pvBuf What the guest is reading/writing.
287	* @param cbBuf How much it's reading/writing.
288	* @param enmAccessType The access type.
289	* @param enmOrigin Who is calling.
290	* @param pvUser User argument.
291	* @thread EMT(pVCpu)
292	*/
293	typedef DECLCALLBACK(VBOXSTRICTRC) FNPGMVIRTHANDLER(PVM pVM, PVMCPU pVCpu, RTGCPTR GCPtr, void pvPtr, void pvBuf, size_t cbBuf,
294	PGMACCESSTYPE enmAccessType, PGMACCESSORIGIN enmOrigin, void *pvUser);
295	/** Pointer to PGM access callback. */
296	typedef FNPGMVIRTHANDLER *PFNPGMVIRTHANDLER;
297
298	/**
299	* \#PF Handler callback for invalidation of virtual access handler ranges.
300	*
301	* @param pVM The cross context VM structure.
302	* @param pVCpu The cross context virtual CPU structure of the calling EMT.
303	* @param GCPtr The virtual address the guest has changed.
304	* @param pvUser User argument.
305	* @thread EMT(pVCpu)
306	*
307	* @todo FNPGMR3VIRTINVALIDATE will not actually be called! It was introduced
308	* in r13179 (1.1) and stopped working with r13806 (PGMPool merge,
309	* v1.2), exactly a month later.
310	*/
311	typedef DECLCALLBACK(int) FNPGMR3VIRTINVALIDATE(PVM pVM, PVMCPU pVCpu, RTGCPTR GCPtr, void *pvUser);
312	/** Pointer to PGM invalidation callback. */
313	typedef FNPGMR3VIRTINVALIDATE *PFNPGMR3VIRTINVALIDATE;
314
315
316	/**
317	* PGMR3PhysEnumDirtyFTPages callback for syncing dirty physical pages
318	*
319	* @param pVM The cross context VM structure.
320	* @param GCPhys GC physical address
321	* @param pRange HC virtual address of the page(s)
322	* @param cbRange Size of the dirty range in bytes.
323	* @param pvUser User argument.
324	*/
325	typedef DECLCALLBACK(int) FNPGMENUMDIRTYFTPAGES(PVM pVM, RTGCPHYS GCPhys, uint8_t pRange, unsigned cbRange, void pvUser);
326	/** Pointer to PGMR3PhysEnumDirtyFTPages callback. */
327	typedef FNPGMENUMDIRTYFTPAGES *PFNPGMENUMDIRTYFTPAGES;
328
329
330	/**
331	* Paging mode.
332	*
333	* @note Part of saved state. Change with extreme care.
334	*/
335	typedef enum PGMMODE
336	{
337	/** The usual invalid value. */
338	PGMMODE_INVALID = 0,
339	/** Real mode. */
340	PGMMODE_REAL,
341	/** Protected mode, no paging. */
342	PGMMODE_PROTECTED,
343	/** 32-bit paging. */
344	PGMMODE_32_BIT,
345	/** PAE paging. */
346	PGMMODE_PAE,
347	/** PAE paging with NX enabled. */
348	PGMMODE_PAE_NX,
349	/** 64-bit AMD paging (long mode). */
350	PGMMODE_AMD64,
351	/** 64-bit AMD paging (long mode) with NX enabled. */
352	PGMMODE_AMD64_NX,
353	/** 32-bit nested paging mode (shadow only; guest physical to host physical). */
354	PGMMODE_NESTED_32BIT,
355	/** PAE nested paging mode (shadow only; guest physical to host physical). */
356	PGMMODE_NESTED_PAE,
357	/** AMD64 nested paging mode (shadow only; guest physical to host physical). */
358	PGMMODE_NESTED_AMD64,
359	/** Extended paging (Intel) mode. */
360	PGMMODE_EPT,
361	/** Special mode used by NEM to indicate no shadow paging necessary. */
362	PGMMODE_NONE,
363	/** The max number of modes */
364	PGMMODE_MAX,
365	/** 32bit hackishness. */
366	PGMMODE_32BIT_HACK = 0x7fffffff
367	} PGMMODE;
368
369	/** Macro for checking if the guest is using paging.
370	* @param enmMode PGMMODE_*.
371	* @remark ASSUMES certain order of the PGMMODE_* values.
372	*/
373	#define PGMMODE_WITH_PAGING(enmMode) ((enmMode) >= PGMMODE_32_BIT)
374
375	/** Macro for checking if it's one of the long mode modes.
376	* @param enmMode PGMMODE_*.
377	*/
378	#define PGMMODE_IS_LONG_MODE(enmMode) ((enmMode) == PGMMODE_AMD64_NX \|\| (enmMode) == PGMMODE_AMD64)
379
380	/** Macro for checking if it's one of the AMD64 nested modes.
381	* @param enmMode PGMMODE_*.
382	*/
383	#define PGMMODE_IS_NESTED(enmMode) ( (enmMode) == PGMMODE_NESTED_32BIT \
384	\|\| (enmMode) == PGMMODE_NESTED_PAE \
385	\|\| (enmMode) == PGMMODE_NESTED_AMD64)
386
387	/**
388	* Is the ROM mapped (true) or is the shadow RAM mapped (false).
389	*
390	* @returns boolean.
391	* @param enmProt The PGMROMPROT value, must be valid.
392	*/
393	#define PGMROMPROT_IS_ROM(enmProt) \
394	( (enmProt) == PGMROMPROT_READ_ROM_WRITE_IGNORE \
395	\|\| (enmProt) == PGMROMPROT_READ_ROM_WRITE_RAM )
396
397
398	VMMDECL(bool) PGMIsLockOwner(PVM pVM);
399
400	VMMDECL(int) PGMRegisterStringFormatTypes(void);
401	VMMDECL(void) PGMDeregisterStringFormatTypes(void);
402	VMMDECL(RTHCPHYS) PGMGetHyperCR3(PVMCPU pVCpu);
403	VMMDECL(RTHCPHYS) PGMGetNestedCR3(PVMCPU pVCpu, PGMMODE enmShadowMode);
404	VMMDECL(RTHCPHYS) PGMGetInterHCCR3(PVM pVM);
405	VMMDECL(RTHCPHYS) PGMGetInterRCCR3(PVM pVM, PVMCPU pVCpu);
406	VMMDECL(RTHCPHYS) PGMGetInter32BitCR3(PVM pVM);
407	VMMDECL(RTHCPHYS) PGMGetInterPaeCR3(PVM pVM);
408	VMMDECL(RTHCPHYS) PGMGetInterAmd64CR3(PVM pVM);
409	VMMDECL(int) PGMTrap0eHandler(PVMCPU pVCpu, RTGCUINT uErr, PCPUMCTXCORE pRegFrame, RTGCPTR pvFault);
410	VMMDECL(int) PGMPrefetchPage(PVMCPU pVCpu, RTGCPTR GCPtrPage);
411	VMMDECL(int) PGMVerifyAccess(PVMCPU pVCpu, RTGCPTR Addr, uint32_t cbSize, uint32_t fAccess);
412	VMMDECL(int) PGMIsValidAccess(PVMCPU pVCpu, RTGCPTR Addr, uint32_t cbSize, uint32_t fAccess);
413	VMMDECL(VBOXSTRICTRC) PGMInterpretInstruction(PVM pVM, PVMCPU pVCpu, PCPUMCTXCORE pRegFrame, RTGCPTR pvFault);
414	VMMDECL(int) PGMMap(PVM pVM, RTGCPTR GCPtr, RTHCPHYS HCPhys, uint32_t cbPages, unsigned fFlags);
415	VMMDECL(int) PGMMapGetPage(PVM pVM, RTGCPTR GCPtr, uint64_t *pfFlags, PRTHCPHYS pHCPhys);
416	VMMDECL(int) PGMMapSetPage(PVM pVM, RTGCPTR GCPtr, uint64_t cb, uint64_t fFlags);
417	VMMDECL(int) PGMMapModifyPage(PVM pVM, RTGCPTR GCPtr, size_t cb, uint64_t fFlags, uint64_t fMask);
418	#ifndef IN_RING0
419	VMMDECL(bool) PGMMapHasConflicts(PVM pVM);
420	#endif
421	#ifdef VBOX_STRICT
422	VMMDECL(void) PGMMapCheck(PVM pVM);
423	#endif
424	VMMDECL(int) PGMShwGetPage(PVMCPU pVCpu, RTGCPTR GCPtr, uint64_t *pfFlags, PRTHCPHYS pHCPhys);
425	VMMDECL(int) PGMShwMakePageReadonly(PVMCPU pVCpu, RTGCPTR GCPtr, uint32_t fFlags);
426	VMMDECL(int) PGMShwMakePageWritable(PVMCPU pVCpu, RTGCPTR GCPtr, uint32_t fFlags);
427	VMMDECL(int) PGMShwMakePageNotPresent(PVMCPU pVCpu, RTGCPTR GCPtr, uint32_t fFlags);
428	/** @name Flags for PGMShwMakePageReadonly, PGMShwMakePageWritable and
429	* PGMShwMakePageNotPresent
430	* @{ */
431	/** The call is from an access handler for dealing with the a faulting write
432	* operation. The virtual address is within the same page. */
433	#define PGM_MK_PG_IS_WRITE_FAULT RT_BIT(0)
434	/** The page is an MMIO2. */
435	#define PGM_MK_PG_IS_MMIO2 RT_BIT(1)
436	/** @}*/
437	VMMDECL(int) PGMGstGetPage(PVMCPU pVCpu, RTGCPTR GCPtr, uint64_t *pfFlags, PRTGCPHYS pGCPhys);
438	VMMDECL(bool) PGMGstIsPagePresent(PVMCPU pVCpu, RTGCPTR GCPtr);
439	VMMDECL(int) PGMGstSetPage(PVMCPU pVCpu, RTGCPTR GCPtr, size_t cb, uint64_t fFlags);
440	VMMDECL(int) PGMGstModifyPage(PVMCPU pVCpu, RTGCPTR GCPtr, size_t cb, uint64_t fFlags, uint64_t fMask);
441	VMM_INT_DECL(int) PGMGstGetPaePdpes(PVMCPU pVCpu, PX86PDPE paPdpes);
442	VMM_INT_DECL(void) PGMGstUpdatePaePdpes(PVMCPU pVCpu, PCX86PDPE paPdpes);
443
444	VMMDECL(int) PGMInvalidatePage(PVMCPU pVCpu, RTGCPTR GCPtrPage);
445	VMMDECL(int) PGMFlushTLB(PVMCPU pVCpu, uint64_t cr3, bool fGlobal);
446	VMMDECL(int) PGMSyncCR3(PVMCPU pVCpu, uint64_t cr0, uint64_t cr3, uint64_t cr4, bool fGlobal);
447	VMMDECL(int) PGMUpdateCR3(PVMCPU pVCpu, uint64_t cr3);
448	VMMDECL(int) PGMChangeMode(PVMCPU pVCpu, uint64_t cr0, uint64_t cr4, uint64_t efer);
449	VMM_INT_DECL(int) PGMHCChangeMode(PVM pVM, PVMCPU pVCpu, PGMMODE enmGuestMode);
450	VMMDECL(void) PGMCr0WpEnabled(PVMCPU pVCpu);
451	VMMDECL(PGMMODE) PGMGetGuestMode(PVMCPU pVCpu);
452	VMMDECL(PGMMODE) PGMGetShadowMode(PVMCPU pVCpu);
453	VMMDECL(PGMMODE) PGMGetHostMode(PVM pVM);
454	VMMDECL(const char *) PGMGetModeName(PGMMODE enmMode);
455	VMM_INT_DECL(RTGCPHYS) PGMGetGuestCR3Phys(PVMCPU pVCpu);
456	VMM_INT_DECL(void) PGMNotifyNxeChanged(PVMCPU pVCpu, bool fNxe);
457	VMMDECL(bool) PGMHasDirtyPages(PVM pVM);
458
459	/** PGM physical access handler type registration handle (heap offset, valid
460	* cross contexts without needing fixing up). Callbacks and handler type is
461	* associated with this and it is shared by all handler registrations. */
462	typedef uint32_t PGMPHYSHANDLERTYPE;
463	/** Pointer to a PGM physical handler type registration handle. */
464	typedef PGMPHYSHANDLERTYPE *PPGMPHYSHANDLERTYPE;
465	/** NIL value for PGM physical access handler type handle. */
466	#define NIL_PGMPHYSHANDLERTYPE UINT32_MAX
467	VMMDECL(uint32_t) PGMHandlerPhysicalTypeRelease(PVM pVM, PGMPHYSHANDLERTYPE hType);
468	VMMDECL(uint32_t) PGMHandlerPhysicalTypeRetain(PVM pVM, PGMPHYSHANDLERTYPE hType);
469
470	VMMDECL(int) PGMHandlerPhysicalRegister(PVM pVM, RTGCPHYS GCPhys, RTGCPHYS GCPhysLast, PGMPHYSHANDLERTYPE hType,
471	RTR3PTR pvUserR3, RTR0PTR pvUserR0, RTRCPTR pvUserRC,
472	R3PTRTYPE(const char *) pszDesc);
473	VMMDECL(int) PGMHandlerPhysicalModify(PVM pVM, RTGCPHYS GCPhysCurrent, RTGCPHYS GCPhys, RTGCPHYS GCPhysLast);
474	VMMDECL(int) PGMHandlerPhysicalDeregister(PVM pVM, RTGCPHYS GCPhys);
475	VMMDECL(int) PGMHandlerPhysicalChangeUserArgs(PVM pVM, RTGCPHYS GCPhys, RTR3PTR pvUserR3, RTR0PTR pvUserR0, RTRCPTR pvUserRC);
476	VMMDECL(int) PGMHandlerPhysicalSplit(PVM pVM, RTGCPHYS GCPhys, RTGCPHYS GCPhysSplit);
477	VMMDECL(int) PGMHandlerPhysicalJoin(PVM pVM, RTGCPHYS GCPhys1, RTGCPHYS GCPhys2);
478	VMMDECL(int) PGMHandlerPhysicalPageTempOff(PVM pVM, RTGCPHYS GCPhys, RTGCPHYS GCPhysPage);
479	VMMDECL(int) PGMHandlerPhysicalPageAlias(PVM pVM, RTGCPHYS GCPhys, RTGCPHYS GCPhysPage, RTGCPHYS GCPhysPageRemap);
480	VMMDECL(int) PGMHandlerPhysicalPageAliasHC(PVM pVM, RTGCPHYS GCPhys, RTGCPHYS GCPhysPage, RTHCPHYS HCPhysPageRemap);
481	VMMDECL(int) PGMHandlerPhysicalReset(PVM pVM, RTGCPHYS GCPhys);
482	VMMDECL(bool) PGMHandlerPhysicalIsRegistered(PVM pVM, RTGCPHYS GCPhys);
483
484	/** PGM virtual access handler type registration handle (heap offset, valid
485	* cross contexts without needing fixing up). Callbacks and handler type is
486	* associated with this and it is shared by all handler registrations. */
487	typedef uint32_t PGMVIRTHANDLERTYPE;
488	/** Pointer to a PGM virtual handler type registration handle. */
489	typedef PGMVIRTHANDLERTYPE *PPGMVIRTHANDLERTYPE;
490	/** NIL value for PGM virtual access handler type handle. */
491	#define NIL_PGMVIRTHANDLERTYPE UINT32_MAX
492	#ifdef VBOX_WITH_RAW_MODE
493	VMM_INT_DECL(uint32_t) PGMHandlerVirtualTypeRelease(PVM pVM, PGMVIRTHANDLERTYPE hType);
494	VMM_INT_DECL(uint32_t) PGMHandlerVirtualTypeRetain(PVM pVM, PGMVIRTHANDLERTYPE hType);
495	VMM_INT_DECL(bool) PGMHandlerVirtualIsRegistered(PVM pVM, RTGCPTR GCPtr);
496	#endif
497
498
499	/**
500	* Page type.
501	*
502	* @remarks This enum has to fit in a 3-bit field (see PGMPAGE::u3Type).
503	* @remarks This is used in the saved state, so changes to it requires bumping
504	* the saved state version.
505	* @todo So, convert to \#defines!
506	*/
507	typedef enum PGMPAGETYPE
508	{
509	/** The usual invalid zero entry. */
510	PGMPAGETYPE_INVALID = 0,
511	/** RAM page. (RWX) */
512	PGMPAGETYPE_RAM,
513	/** MMIO2 page. (RWX) */
514	PGMPAGETYPE_MMIO2,
515	/** MMIO2 page aliased over an MMIO page. (RWX)
516	* See PGMHandlerPhysicalPageAlias(). */
517	PGMPAGETYPE_MMIO2_ALIAS_MMIO,
518	/** Special page aliased over an MMIO page. (RWX)
519	* See PGMHandlerPhysicalPageAliasHC(), but this is generally only used for
520	* VT-x's APIC access page at the moment. Treated as MMIO by everyone except
521	* the shadow paging code. */
522	PGMPAGETYPE_SPECIAL_ALIAS_MMIO,
523	/** Shadowed ROM. (RWX) */
524	PGMPAGETYPE_ROM_SHADOW,
525	/** ROM page. (R-X) */
526	PGMPAGETYPE_ROM,
527	/** MMIO page. (---) */
528	PGMPAGETYPE_MMIO,
529	/** End of valid entries. */
530	PGMPAGETYPE_END
531	} PGMPAGETYPE;
532	AssertCompile(PGMPAGETYPE_END == 8);
533
534	/** @name PGM page type predicates.
535	* @{ */
536	#define PGMPAGETYPE_IS_READABLE(a_enmType) ( (a_enmType) <= PGMPAGETYPE_ROM )
537	#define PGMPAGETYPE_IS_WRITEABLE(a_enmType) ( (a_enmType) <= PGMPAGETYPE_ROM_SHADOW )
538	#define PGMPAGETYPE_IS_RWX(a_enmType) ( (a_enmType) <= PGMPAGETYPE_ROM_SHADOW )
539	#define PGMPAGETYPE_IS_ROX(a_enmType) ( (a_enmType) == PGMPAGETYPE_ROM )
540	#define PGMPAGETYPE_IS_NP(a_enmType) ( (a_enmType) == PGMPAGETYPE_MMIO )
541	/** @} */
542
543
544	VMM_INT_DECL(PGMPAGETYPE) PGMPhysGetPageType(PVM pVM, RTGCPHYS GCPhys);
545
546	VMM_INT_DECL(int) PGMPhysGCPhys2HCPhys(PVM pVM, RTGCPHYS GCPhys, PRTHCPHYS pHCPhys);
547	VMM_INT_DECL(int) PGMPhysGCPtr2HCPhys(PVMCPU pVCpu, RTGCPTR GCPtr, PRTHCPHYS pHCPhys);
548	VMM_INT_DECL(int) PGMPhysGCPhys2CCPtr(PVM pVM, RTGCPHYS GCPhys, void **ppv, PPGMPAGEMAPLOCK pLock);
549	VMM_INT_DECL(int) PGMPhysGCPhys2CCPtrReadOnly(PVM pVM, RTGCPHYS GCPhys, void const **ppv, PPGMPAGEMAPLOCK pLock);
550	VMM_INT_DECL(int) PGMPhysGCPtr2CCPtr(PVMCPU pVCpu, RTGCPTR GCPtr, void **ppv, PPGMPAGEMAPLOCK pLock);
551	VMM_INT_DECL(int) PGMPhysGCPtr2CCPtrReadOnly(PVMCPU pVCpu, RTGCPTR GCPtr, void const **ppv, PPGMPAGEMAPLOCK pLock);
552
553	VMMDECL(bool) PGMPhysIsA20Enabled(PVMCPU pVCpu);
554	VMMDECL(bool) PGMPhysIsGCPhysValid(PVM pVM, RTGCPHYS GCPhys);
555	VMMDECL(bool) PGMPhysIsGCPhysNormal(PVM pVM, RTGCPHYS GCPhys);
556	VMMDECL(int) PGMPhysGCPtr2GCPhys(PVMCPU pVCpu, RTGCPTR GCPtr, PRTGCPHYS pGCPhys);
557	VMMDECL(void) PGMPhysReleasePageMappingLock(PVM pVM, PPGMPAGEMAPLOCK pLock);
558
559	/** @def PGM_PHYS_RW_IS_SUCCESS
560	* Check whether a PGMPhysRead, PGMPhysWrite, PGMPhysReadGCPtr or
561	* PGMPhysWriteGCPtr call completed the given task.
562	*
563	* @returns true if completed, false if not.
564	* @param a_rcStrict The status code.
565	* @sa IOM_SUCCESS
566	*/
567	#ifdef IN_RING3
568	# define PGM_PHYS_RW_IS_SUCCESS(a_rcStrict) \
569	( (a_rcStrict) == VINF_SUCCESS \
570	\|\| (a_rcStrict) == VINF_EM_DBG_STOP \
571	\|\| (a_rcStrict) == VINF_EM_DBG_EVENT \
572	\|\| (a_rcStrict) == VINF_EM_DBG_BREAKPOINT \
573	)
574	#elif defined(IN_RING0)
575	# define PGM_PHYS_RW_IS_SUCCESS(a_rcStrict) \
576	( (a_rcStrict) == VINF_SUCCESS \
577	\|\| (a_rcStrict) == VINF_IOM_R3_MMIO_COMMIT_WRITE \
578	\|\| (a_rcStrict) == VINF_EM_OFF \
579	\|\| (a_rcStrict) == VINF_EM_SUSPEND \
580	\|\| (a_rcStrict) == VINF_EM_RESET \
581	\|\| (a_rcStrict) == VINF_EM_HALT \
582	\|\| (a_rcStrict) == VINF_EM_DBG_STOP \
583	\|\| (a_rcStrict) == VINF_EM_DBG_EVENT \
584	\|\| (a_rcStrict) == VINF_EM_DBG_BREAKPOINT \
585	)
586	#elif defined(IN_RC)
587	# define PGM_PHYS_RW_IS_SUCCESS(a_rcStrict) \
588	( (a_rcStrict) == VINF_SUCCESS \
589	\|\| (a_rcStrict) == VINF_IOM_R3_MMIO_COMMIT_WRITE \
590	\|\| (a_rcStrict) == VINF_EM_OFF \
591	\|\| (a_rcStrict) == VINF_EM_SUSPEND \
592	\|\| (a_rcStrict) == VINF_EM_RESET \
593	\|\| (a_rcStrict) == VINF_EM_HALT \
594	\|\| (a_rcStrict) == VINF_SELM_SYNC_GDT \
595	\|\| (a_rcStrict) == VINF_EM_RAW_EMULATE_INSTR_GDT_FAULT \
596	\|\| (a_rcStrict) == VINF_EM_DBG_STOP \
597	\|\| (a_rcStrict) == VINF_EM_DBG_EVENT \
598	\|\| (a_rcStrict) == VINF_EM_DBG_BREAKPOINT \
599	)
600	#endif
601	/** @def PGM_PHYS_RW_DO_UPDATE_STRICT_RC
602	* Updates the return code with a new result.
603	*
604	* Both status codes must be successes according to PGM_PHYS_RW_IS_SUCCESS.
605	*
606	* @param a_rcStrict The current return code, to be updated.
607	* @param a_rcStrict2 The new return code to merge in.
608	*/
609	#ifdef IN_RING3
610	# define PGM_PHYS_RW_DO_UPDATE_STRICT_RC(a_rcStrict, a_rcStrict2) \
611	do { \
612	Assert(rcStrict == VINF_SUCCESS); \
613	Assert(rcStrict2 == VINF_SUCCESS); \
614	} while (0)
615	#elif defined(IN_RING0)
616	# define PGM_PHYS_RW_DO_UPDATE_STRICT_RC(a_rcStrict, a_rcStrict2) \
617	do { \
618	Assert(PGM_PHYS_RW_IS_SUCCESS(rcStrict)); \
619	Assert(PGM_PHYS_RW_IS_SUCCESS(rcStrict2)); \
620	AssertCompile(VINF_IOM_R3_MMIO_COMMIT_WRITE > VINF_EM_LAST); \
621	if ((a_rcStrict2) == VINF_SUCCESS \|\| (a_rcStrict) == (a_rcStrict2)) \
622	{ /* likely */ } \
623	else if ( (a_rcStrict) == VINF_SUCCESS \
624	\|\| (a_rcStrict) > (a_rcStrict2)) \
625	(a_rcStrict) = (a_rcStrict2); \
626	} while (0)
627	#elif defined(IN_RC)
628	# define PGM_PHYS_RW_DO_UPDATE_STRICT_RC(a_rcStrict, a_rcStrict2) \
629	do { \
630	Assert(PGM_PHYS_RW_IS_SUCCESS(rcStrict)); \
631	Assert(PGM_PHYS_RW_IS_SUCCESS(rcStrict2)); \
632	AssertCompile(VINF_SELM_SYNC_GDT > VINF_EM_LAST); \
633	AssertCompile(VINF_EM_RAW_EMULATE_INSTR_GDT_FAULT > VINF_EM_LAST); \
634	AssertCompile(VINF_EM_RAW_EMULATE_INSTR_GDT_FAULT < VINF_SELM_SYNC_GDT); \
635	AssertCompile(VINF_IOM_R3_MMIO_COMMIT_WRITE > VINF_EM_LAST); \
636	AssertCompile(VINF_IOM_R3_MMIO_COMMIT_WRITE > VINF_SELM_SYNC_GDT); \
637	AssertCompile(VINF_IOM_R3_MMIO_COMMIT_WRITE > VINF_EM_RAW_EMULATE_INSTR_GDT_FAULT); \
638	if ((a_rcStrict2) == VINF_SUCCESS \|\| (a_rcStrict) == (a_rcStrict2)) \
639	{ /* likely */ } \
640	else if ((a_rcStrict) == VINF_SUCCESS) \
641	(a_rcStrict) = (a_rcStrict2); \
642	else if ( ( (a_rcStrict) > (a_rcStrict2) \
643	&& ( (a_rcStrict2) <= VINF_EM_RESET \
644	\|\| (a_rcStrict) != VINF_EM_RAW_EMULATE_INSTR_GDT_FAULT) ) \
645	\|\| ( (a_rcStrict2) == VINF_EM_RAW_EMULATE_INSTR_GDT_FAULT \
646	&& (a_rcStrict) > VINF_EM_RESET) ) \
647	(a_rcStrict) = (a_rcStrict2); \
648	} while (0)
649	#endif
650
651	VMMDECL(VBOXSTRICTRC) PGMPhysRead(PVM pVM, RTGCPHYS GCPhys, void *pvBuf, size_t cbRead, PGMACCESSORIGIN enmOrigin);
652	VMMDECL(VBOXSTRICTRC) PGMPhysWrite(PVM pVM, RTGCPHYS GCPhys, const void *pvBuf, size_t cbWrite, PGMACCESSORIGIN enmOrigin);
653	VMMDECL(VBOXSTRICTRC) PGMPhysReadGCPtr(PVMCPU pVCpu, void *pvDst, RTGCPTR GCPtrSrc, size_t cb, PGMACCESSORIGIN enmOrigin);
654	VMMDECL(VBOXSTRICTRC) PGMPhysWriteGCPtr(PVMCPU pVCpu, RTGCPTR GCPtrDst, const void *pvSrc, size_t cb, PGMACCESSORIGIN enmOrigin);
655
656	VMMDECL(int) PGMPhysSimpleReadGCPhys(PVM pVM, void *pvDst, RTGCPHYS GCPhysSrc, size_t cb);
657	VMMDECL(int) PGMPhysSimpleWriteGCPhys(PVM pVM, RTGCPHYS GCPhysDst, const void *pvSrc, size_t cb);
658	VMMDECL(int) PGMPhysSimpleReadGCPtr(PVMCPU pVCpu, void *pvDst, RTGCPTR GCPtrSrc, size_t cb);
659	VMMDECL(int) PGMPhysSimpleWriteGCPtr(PVMCPU pVCpu, RTGCPTR GCPtrDst, const void *pvSrc, size_t cb);
660	VMMDECL(int) PGMPhysSimpleDirtyWriteGCPtr(PVMCPU pVCpu, RTGCPTR GCPtrDst, const void *pvSrc, size_t cb);
661	VMMDECL(int) PGMPhysInterpretedRead(PVMCPU pVCpu, PCPUMCTXCORE pCtxCore, void *pvDst, RTGCPTR GCPtrSrc, size_t cb);
662	VMMDECL(int) PGMPhysInterpretedReadNoHandlers(PVMCPU pVCpu, PCPUMCTXCORE pCtxCore, void *pvDst, RTGCUINTPTR GCPtrSrc, size_t cb, bool fRaiseTrap);
663	VMMDECL(int) PGMPhysInterpretedWriteNoHandlers(PVMCPU pVCpu, PCPUMCTXCORE pCtxCore, RTGCPTR GCPtrDst, void const *pvSrc, size_t cb, bool fRaiseTrap);
664
665	VMM_INT_DECL(int) PGMPhysIemGCPhys2Ptr(PVM pVM, PVMCPU pVCpu, RTGCPHYS GCPhys, bool fWritable, bool fByPassHandlers, void **ppv, PPGMPAGEMAPLOCK pLock);
666	VMM_INT_DECL(int) PGMPhysIemQueryAccess(PVM pVM, RTGCPHYS GCPhys, bool fWritable, bool fByPassHandlers);
667	VMM_INT_DECL(int) PGMPhysIemGCPhys2PtrNoLock(PVM pVM, PVMCPU pVCpu, RTGCPHYS GCPhys, uint64_t const volatile *puTlbPhysRev,
668	#if defined(IN_RC) \|\| defined(VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R0)
669	R3PTRTYPE(uint8_t ) ppb,
670	#else
671	R3R0PTRTYPE(uint8_t ) ppb,
672	#endif
673	uint64_t *pfTlb);
674	/** @name Flags returned by PGMPhysIemGCPhys2PtrNoLock
675	* @{ */
676	#define PGMIEMGCPHYS2PTR_F_NO_WRITE RT_BIT_32(3) /*< Not writable (IEMTLBE_F_PG_NO_WRITE). /
677	#define PGMIEMGCPHYS2PTR_F_NO_READ RT_BIT_32(4) /*< Not readable (IEMTLBE_F_PG_NO_READ). /
678	#define PGMIEMGCPHYS2PTR_F_NO_MAPPINGR3 RT_BIT_32(7) /*< No ring-3 mapping (IEMTLBE_F_NO_MAPPINGR3). /
679	/** @} */
680
681	/** Information returned by PGMPhysNemQueryPageInfo. */
682	typedef struct PGMPHYSNEMPAGEINFO
683	{
684	/** The host physical address of the page, NIL_HCPHYS if invalid page. */
685	RTHCPHYS HCPhys;
686	/** The NEM access mode for the page, NEM_PAGE_PROT_XXX */
687	uint32_t fNemProt : 8;
688	/** The NEM state associated with the PAGE. */
689	uint32_t u2NemState : 2;
690	/** The NEM state associated with the PAGE before pgmPhysPageMakeWritable was called. */
691	uint32_t u2OldNemState : 2;
692	/** Set if the page has handler. */
693	uint32_t fHasHandlers : 1;
694	/** Set if is the zero page backing it. */
695	uint32_t fZeroPage : 1;
696	/** Set if the page has handler. */
697	PGMPAGETYPE enmType;
698	} PGMPHYSNEMPAGEINFO;
699	/** Pointer to page information for NEM. */
700	typedef PGMPHYSNEMPAGEINFO *PPGMPHYSNEMPAGEINFO;
701	/**
702	* Callback for checking that the page is in sync while under the PGM lock.
703	*
704	* NEM passes this callback to PGMPhysNemQueryPageInfo to check that the page is
705	* in-sync between PGM and the native hypervisor API in an atomic fashion.
706	*
707	* @returns VBox status code.
708	* @param pVM The cross context VM structure.
709	* @param pVCpu The cross context per virtual CPU structure. Optional,
710	* see PGMPhysNemQueryPageInfo.
711	* @param GCPhys The guest physical address (not A20 masked).
712	* @param pInfo The page info structure. This function updates the
713	* u2NemState memory and the caller will update the PGMPAGE
714	* copy accordingly.
715	* @param pvUser Callback user argument.
716	*/
717	typedef DECLCALLBACK(int) FNPGMPHYSNEMCHECKPAGE(PVM pVM, PVMCPU pVCpu, RTGCPHYS GCPhys, PPGMPHYSNEMPAGEINFO pInfo, void *pvUser);
718	/** Pointer to a FNPGMPHYSNEMCHECKPAGE function. */
719	typedef FNPGMPHYSNEMCHECKPAGE *PFNPGMPHYSNEMCHECKPAGE;
720
721	VMM_INT_DECL(int) PGMPhysNemPageInfoChecker(PVM pVM, PVMCPU pVCpu, RTGCPHYS GCPhys, bool fMakeWritable,
722	PPGMPHYSNEMPAGEINFO pInfo, PFNPGMPHYSNEMCHECKPAGE pfnChecker, void *pvUser);
723
724	/**
725	* Callback for use with PGMPhysNemEnumPagesByState.
726	* @returns VBox status code.
727	* Failure status will stop enumeration immediately and return.
728	* @param pVM The cross context VM structure.
729	* @param pVCpu The cross context per virtual CPU structure. Optional,
730	* see PGMPhysNemEnumPagesByState.
731	* @param GCPhys The guest physical address (not A20 masked).
732	* @param pu2NemState Pointer to variable with the NEM state. This can be
733	* update.
734	* @param pvUser The user argument.
735	*/
736	typedef DECLCALLBACK(int) FNPGMPHYSNEMENUMCALLBACK(PVM pVM, PVMCPU pVCpu, RTGCPHYS GCPhys, uint8_t pu2NemState, void pvUser);
737	/** Pointer to a FNPGMPHYSNEMENUMCALLBACK function. */
738	typedef FNPGMPHYSNEMENUMCALLBACK *PFNPGMPHYSNEMENUMCALLBACK;
739	VMM_INT_DECL(int) PGMPhysNemEnumPagesByState(PVM pVM, PVMCPU VCpu, uint8_t uMinState,
740	PFNPGMPHYSNEMENUMCALLBACK pfnCallback, void *pvUser);
741
742
743	#ifdef VBOX_STRICT
744	VMMDECL(unsigned) PGMAssertHandlerAndFlagsInSync(PVM pVM);
745	VMMDECL(unsigned) PGMAssertNoMappingConflicts(PVM pVM);
746	VMMDECL(unsigned) PGMAssertCR3(PVM pVM, PVMCPU pVCpu, uint64_t cr3, uint64_t cr4);
747	#endif /* VBOX_STRICT */
748
749	#if defined(IN_RC) \|\| defined(VBOX_WITH_2X_4GB_ADDR_SPACE)
750	VMMDECL(void) PGMRZDynMapStartAutoSet(PVMCPU pVCpu);
751	VMMDECL(void) PGMRZDynMapReleaseAutoSet(PVMCPU pVCpu);
752	VMMDECL(void) PGMRZDynMapFlushAutoSet(PVMCPU pVCpu);
753	VMMDECL(uint32_t) PGMRZDynMapPushAutoSubset(PVMCPU pVCpu);
754	VMMDECL(void) PGMRZDynMapPopAutoSubset(PVMCPU pVCpu, uint32_t iPrevSubset);
755	#endif
756
757	VMMDECL(int) PGMSetLargePageUsage(PVM pVM, bool fUseLargePages);
758
759	/**
760	* Query large page usage state
761	*
762	* @returns 0 - disabled, 1 - enabled
763	* @param pVM The cross context VM structure.
764	*/
765	#define PGMIsUsingLargePages(pVM) ((pVM)->fUseLargePages)
766
767
768	#ifdef IN_RC
769	/** @defgroup grp_pgm_gc The PGM Guest Context API
770	* @{
771	*/
772	VMMRCDECL(int) PGMRCDynMapInit(PVM pVM);
773	/** @} */
774	#endif /* IN_RC */
775
776
777	#ifdef IN_RING0
778	/** @defgroup grp_pgm_r0 The PGM Host Context Ring-0 API
779	* @{
780	*/
781	VMMR0_INT_DECL(int) PGMR0PhysAllocateHandyPages(PGVM pGVM, PVM pVM, VMCPUID idCpu);
782	VMMR0_INT_DECL(int) PGMR0PhysFlushHandyPages(PGVM pGVM, PVM pVM, VMCPUID idCpu);
783	VMMR0_INT_DECL(int) PGMR0PhysAllocateLargeHandyPage(PGVM pGVM, PVM pVM, VMCPUID idCpu);
784	VMMR0_INT_DECL(int) PGMR0PhysSetupIoMmu(PGVM pGVM, PVM pVM);
785	VMMR0DECL(int) PGMR0SharedModuleCheck(PVM pVM, PGVM pGVM, VMCPUID idCpu, PGMMSHAREDMODULE pModule, PCRTGCPTR64 paRegionsGCPtrs);
786	VMMR0DECL(int) PGMR0Trap0eHandlerNestedPaging(PVM pVM, PVMCPU pVCpu, PGMMODE enmShwPagingMode, RTGCUINT uErr, PCPUMCTXCORE pRegFrame, RTGCPHYS pvFault);
787	VMMR0DECL(VBOXSTRICTRC) PGMR0Trap0eHandlerNPMisconfig(PVM pVM, PVMCPU pVCpu, PGMMODE enmShwPagingMode, PCPUMCTXCORE pRegFrame, RTGCPHYS GCPhysFault, uint32_t uErr);
788	# ifdef VBOX_WITH_2X_4GB_ADDR_SPACE
789	VMMR0DECL(int) PGMR0DynMapInit(void);
790	VMMR0DECL(void) PGMR0DynMapTerm(void);
791	VMMR0DECL(int) PGMR0DynMapInitVM(PVM pVM);
792	VMMR0DECL(void) PGMR0DynMapTermVM(PVM pVM);
793	VMMR0DECL(int) PGMR0DynMapAssertIntegrity(void);
794	VMMR0DECL(bool) PGMR0DynMapStartOrMigrateAutoSet(PVMCPU pVCpu);
795	VMMR0DECL(void) PGMR0DynMapMigrateAutoSet(PVMCPU pVCpu);
796	# endif
797	/** @} */
798	#endif /* IN_RING0 */
799
800
801
802	#ifdef IN_RING3
803	/** @defgroup grp_pgm_r3 The PGM Host Context Ring-3 API
804	* @{
805	*/
806	VMMR3DECL(int) PGMR3Init(PVM pVM);
807	VMMR3DECL(int) PGMR3InitDynMap(PVM pVM);
808	VMMR3DECL(int) PGMR3InitFinalize(PVM pVM);
809	VMMR3_INT_DECL(int) PGMR3InitCompleted(PVM pVM, VMINITCOMPLETED enmWhat);
810	VMMR3DECL(void) PGMR3Relocate(PVM pVM, RTGCINTPTR offDelta);
811	VMMR3DECL(void) PGMR3ResetCpu(PVM pVM, PVMCPU pVCpu);
812	VMMR3_INT_DECL(void) PGMR3Reset(PVM pVM);
813	VMMR3_INT_DECL(void) PGMR3ResetNoMorePhysWritesFlag(PVM pVM);
814	VMMR3_INT_DECL(void) PGMR3MemSetup(PVM pVM, bool fReset);
815	VMMR3DECL(int) PGMR3Term(PVM pVM);
816	VMMR3DECL(int) PGMR3LockCall(PVM pVM);
817
818	VMMR3DECL(int) PGMR3PhysRegisterRam(PVM pVM, RTGCPHYS GCPhys, RTGCPHYS cb, const char *pszDesc);
819	VMMR3DECL(int) PGMR3PhysChangeMemBalloon(PVM pVM, bool fInflate, unsigned cPages, RTGCPHYS *paPhysPage);
820	VMMR3DECL(int) PGMR3PhysWriteProtectRAM(PVM pVM);
821	VMMR3DECL(int) PGMR3PhysEnumDirtyFTPages(PVM pVM, PFNPGMENUMDIRTYFTPAGES pfnEnum, void *pvUser);
822	VMMR3DECL(uint32_t) PGMR3PhysGetRamRangeCount(PVM pVM);
823	VMMR3DECL(int) PGMR3PhysGetRange(PVM pVM, uint32_t iRange, PRTGCPHYS pGCPhysStart, PRTGCPHYS pGCPhysLast,
824	const char *ppszDesc, bool pfIsMmio);
825	VMMR3DECL(int) PGMR3QueryMemoryStats(PUVM pUVM, uint64_t pcbTotalMem, uint64_t pcbPrivateMem, uint64_t pcbSharedMem, uint64_t pcbZeroMem);
826	VMMR3DECL(int) PGMR3QueryGlobalMemoryStats(PUVM pUVM, uint64_t pcbAllocMem, uint64_t pcbFreeMem, uint64_t pcbBallonedMem, uint64_t pcbSharedMem);
827
828	VMMR3DECL(int) PGMR3PhysMMIORegister(PVM pVM, RTGCPHYS GCPhys, RTGCPHYS cb, PGMPHYSHANDLERTYPE hType,
829	RTR3PTR pvUserR3, RTR0PTR pvUserR0, RTRCPTR pvUserRC, const char *pszDesc);
830	VMMR3DECL(int) PGMR3PhysMMIODeregister(PVM pVM, RTGCPHYS GCPhys, RTGCPHYS cb);
831	VMMR3DECL(int) PGMR3PhysMMIO2Register(PVM pVM, PPDMDEVINS pDevIns, uint32_t iSubDev, uint32_t iRegion, RTGCPHYS cb, uint32_t fFlags, void *ppv, const char pszDesc);
832	VMMR3DECL(int) PGMR3PhysMMIOExPreRegister(PVM pVM, PPDMDEVINS pDevIns, uint32_t iSubDev, uint32_t iRegion, RTGCPHYS cbRegion, PGMPHYSHANDLERTYPE hType,
833	RTR3PTR pvUserR3, RTR0PTR pvUserR0, RTRCPTR pvUserRC, const char *pszDesc);
834	VMMR3DECL(int) PGMR3PhysMMIOExDeregister(PVM pVM, PPDMDEVINS pDevIns, uint32_t iSubDev, uint32_t iRegion);
835	VMMR3DECL(int) PGMR3PhysMMIOExMap(PVM pVM, PPDMDEVINS pDevIns, uint32_t iSubDev, uint32_t iRegion, RTGCPHYS GCPhys);
836	VMMR3DECL(int) PGMR3PhysMMIOExUnmap(PVM pVM, PPDMDEVINS pDevIns, uint32_t iSubDev, uint32_t iRegion, RTGCPHYS GCPhys);
837	VMMR3_INT_DECL(int) PGMR3PhysMMIOExReduce(PVM pVM, PPDMDEVINS pDevIns, uint32_t iSubDev, uint32_t iRegion, RTGCPHYS cbRegion);
838	VMMR3DECL(bool) PGMR3PhysMMIOExIsBase(PVM pVM, PPDMDEVINS pDevIns, RTGCPHYS GCPhys);
839	VMMR3_INT_DECL(int) PGMR3PhysMMIO2GetHCPhys(PVM pVM, PPDMDEVINS pDevIns, uint32_t iSubDev, uint32_t iRegion, RTGCPHYS off, PRTHCPHYS pHCPhys);
840	VMMR3_INT_DECL(int) PGMR3PhysMMIO2MapKernel(PVM pVM, PPDMDEVINS pDevIns, uint32_t iSubDev, uint32_t iRegion, RTGCPHYS off, RTGCPHYS cb, const char *pszDesc, PRTR0PTR pR0Ptr);
841
842	/** @name PGMR3PhysRegisterRom flags.
843	* @{ */
844	/** Inidicates that ROM shadowing should be enabled. */
845	#define PGMPHYS_ROM_FLAGS_SHADOWED RT_BIT_32(0)
846	/** Indicates that what pvBinary points to won't go away
847	* and can be used for strictness checks. */
848	#define PGMPHYS_ROM_FLAGS_PERMANENT_BINARY RT_BIT_32(1)
849	/** @} */
850
851	VMMR3DECL(int) PGMR3PhysRomRegister(PVM pVM, PPDMDEVINS pDevIns, RTGCPHYS GCPhys, RTGCPHYS cb,
852	const void pvBinary, uint32_t cbBinary, uint32_t fFlags, const char pszDesc);
853	VMMR3DECL(int) PGMR3PhysRomProtect(PVM pVM, RTGCPHYS GCPhys, RTGCPHYS cb, PGMROMPROT enmProt);
854	VMMR3DECL(int) PGMR3PhysRegister(PVM pVM, void pvRam, RTGCPHYS GCPhys, size_t cb, unsigned fFlags, const SUPPAGE paPages, const char *pszDesc);
855	VMMDECL(void) PGMR3PhysSetA20(PVMCPU pVCpu, bool fEnable);
856	/** @name PGMR3MapPT flags.
857	* @{ */
858	/** The mapping may be unmapped later. The default is permanent mappings. */
859	#define PGMR3MAPPT_FLAGS_UNMAPPABLE RT_BIT(0)
860	/** @} */
861	VMMR3DECL(int) PGMR3MapPT(PVM pVM, RTGCPTR GCPtr, uint32_t cb, uint32_t fFlags, PFNPGMRELOCATE pfnRelocate, void pvUser, const char pszDesc);
862	VMMR3DECL(int) PGMR3UnmapPT(PVM pVM, RTGCPTR GCPtr);
863	VMMR3DECL(int) PGMR3FinalizeMappings(PVM pVM);
864	VMMR3DECL(int) PGMR3MappingsSize(PVM pVM, uint32_t *pcb);
865	VMMR3DECL(int) PGMR3MappingsFix(PVM pVM, RTGCPTR GCPtrBase, uint32_t cb);
866	VMMR3DECL(int) PGMR3MappingsUnfix(PVM pVM);
867	VMMR3DECL(bool) PGMR3MappingsNeedReFixing(PVM pVM);
868	#if defined(VBOX_WITH_RAW_MODE) \|\| HC_ARCH_BITS == 32 /* (latter for 64-bit guests on 32-bit hosts) */
869	VMMR3DECL(int) PGMR3MapIntermediate(PVM pVM, RTUINTPTR Addr, RTHCPHYS HCPhys, unsigned cbPages);
870	#endif
871	VMMR3DECL(int) PGMR3MapRead(PVM pVM, void *pvDst, RTGCPTR GCPtrSrc, size_t cb);
872
873	VMMR3_INT_DECL(int) PGMR3HandlerPhysicalTypeRegisterEx(PVM pVM, PGMPHYSHANDLERKIND enmKind,
874	PFNPGMPHYSHANDLER pfnHandlerR3,
875	R0PTRTYPE(PFNPGMPHYSHANDLER) pfnHandlerR0,
876	R0PTRTYPE(PFNPGMRZPHYSPFHANDLER) pfnPfHandlerR0,
877	RCPTRTYPE(PFNPGMPHYSHANDLER) pfnHandlerRC,
878	RCPTRTYPE(PFNPGMRZPHYSPFHANDLER) pfnPfHandlerRC,
879	const char *pszDesc, PPGMPHYSHANDLERTYPE phType);
880	VMMR3DECL(int) PGMR3HandlerPhysicalTypeRegister(PVM pVM, PGMPHYSHANDLERKIND enmKind,
881	R3PTRTYPE(PFNPGMPHYSHANDLER) pfnHandlerR3,
882	const char pszModR0, const char pszHandlerR0, const char *pszPfHandlerR0,
883	const char pszModRC, const char pszHandlerRC, const char *pszPfHandlerRC,
884	const char *pszDesc,
885	PPGMPHYSHANDLERTYPE phType);
886	#ifdef VBOX_WITH_RAW_MODE
887	VMMR3_INT_DECL(int) PGMR3HandlerVirtualTypeRegisterEx(PVM pVM, PGMVIRTHANDLERKIND enmKind, bool fRelocUserRC,
888	PFNPGMR3VIRTINVALIDATE pfnInvalidateR3,
889	PFNPGMVIRTHANDLER pfnHandlerR3,
890	RCPTRTYPE(FNPGMVIRTHANDLER) pfnHandlerRC,
891	RCPTRTYPE(FNPGMRCVIRTPFHANDLER) pfnPfHandlerRC,
892	const char *pszDesc, PPGMVIRTHANDLERTYPE phType);
893	VMMR3_INT_DECL(int) PGMR3HandlerVirtualTypeRegister(PVM pVM, PGMVIRTHANDLERKIND enmKind, bool fRelocUserRC,
894	PFNPGMR3VIRTINVALIDATE pfnInvalidateR3,
895	PFNPGMVIRTHANDLER pfnHandlerR3,
896	const char pszHandlerRC, const char pszPfHandlerRC, const char *pszDesc,
897	PPGMVIRTHANDLERTYPE phType);
898	VMMR3_INT_DECL(int) PGMR3HandlerVirtualRegister(PVM pVM, PVMCPU pVCpu, PGMVIRTHANDLERTYPE hType, RTGCPTR GCPtr,
899	RTGCPTR GCPtrLast, void pvUserR3, RTRCPTR pvUserRC, const char pszDesc);
900	VMMR3_INT_DECL(int) PGMHandlerVirtualChangeType(PVM pVM, RTGCPTR GCPtr, PGMVIRTHANDLERTYPE hNewType);
901	VMMR3_INT_DECL(int) PGMHandlerVirtualDeregister(PVM pVM, PVMCPU pVCpu, RTGCPTR GCPtr, bool fHypervisor);
902	#endif
903	VMMR3DECL(int) PGMR3PoolGrow(PVM pVM);
904
905	VMMR3DECL(int) PGMR3PhysTlbGCPhys2Ptr(PVM pVM, RTGCPHYS GCPhys, bool fWritable, void **ppv);
906	VMMR3DECL(uint8_t) PGMR3PhysReadU8(PVM pVM, RTGCPHYS GCPhys, PGMACCESSORIGIN enmOrigin);
907	VMMR3DECL(uint16_t) PGMR3PhysReadU16(PVM pVM, RTGCPHYS GCPhys, PGMACCESSORIGIN enmOrigin);
908	VMMR3DECL(uint32_t) PGMR3PhysReadU32(PVM pVM, RTGCPHYS GCPhys, PGMACCESSORIGIN enmOrigin);
909	VMMR3DECL(uint64_t) PGMR3PhysReadU64(PVM pVM, RTGCPHYS GCPhys, PGMACCESSORIGIN enmOrigin);
910	VMMR3DECL(void) PGMR3PhysWriteU8(PVM pVM, RTGCPHYS GCPhys, uint8_t Value, PGMACCESSORIGIN enmOrigin);
911	VMMR3DECL(void) PGMR3PhysWriteU16(PVM pVM, RTGCPHYS GCPhys, uint16_t Value, PGMACCESSORIGIN enmOrigin);
912	VMMR3DECL(void) PGMR3PhysWriteU32(PVM pVM, RTGCPHYS GCPhys, uint32_t Value, PGMACCESSORIGIN enmOrigin);
913	VMMR3DECL(void) PGMR3PhysWriteU64(PVM pVM, RTGCPHYS GCPhys, uint64_t Value, PGMACCESSORIGIN enmOrigin);
914	VMMR3DECL(int) PGMR3PhysReadExternal(PVM pVM, RTGCPHYS GCPhys, void *pvBuf, size_t cbRead, PGMACCESSORIGIN enmOrigin);
915	VMMR3DECL(int) PGMR3PhysWriteExternal(PVM pVM, RTGCPHYS GCPhys, const void *pvBuf, size_t cbWrite, PGMACCESSORIGIN enmOrigin);
916	VMMR3DECL(int) PGMR3PhysGCPhys2CCPtrExternal(PVM pVM, RTGCPHYS GCPhys, void **ppv, PPGMPAGEMAPLOCK pLock);
917	VMMR3DECL(int) PGMR3PhysGCPhys2CCPtrReadOnlyExternal(PVM pVM, RTGCPHYS GCPhys, void const **ppv, PPGMPAGEMAPLOCK pLock);
918	VMMR3DECL(int) PGMR3PhysChunkMap(PVM pVM, uint32_t idChunk);
919	VMMR3DECL(void) PGMR3PhysChunkInvalidateTLB(PVM pVM);
920	VMMR3DECL(int) PGMR3PhysAllocateHandyPages(PVM pVM);
921	VMMR3DECL(int) PGMR3PhysAllocateLargeHandyPage(PVM pVM, RTGCPHYS GCPhys);
922
923	VMMR3DECL(int) PGMR3CheckIntegrity(PVM pVM);
924
925	VMMR3DECL(int) PGMR3DbgR3Ptr2GCPhys(PUVM pUVM, RTR3PTR R3Ptr, PRTGCPHYS pGCPhys);
926	VMMR3DECL(int) PGMR3DbgR3Ptr2HCPhys(PUVM pUVM, RTR3PTR R3Ptr, PRTHCPHYS pHCPhys);
927	VMMR3DECL(int) PGMR3DbgHCPhys2GCPhys(PUVM pUVM, RTHCPHYS HCPhys, PRTGCPHYS pGCPhys);
928	VMMR3_INT_DECL(int) PGMR3DbgReadGCPhys(PVM pVM, void pvDst, RTGCPHYS GCPhysSrc, size_t cb, uint32_t fFlags, size_t pcbRead);
929	VMMR3_INT_DECL(int) PGMR3DbgWriteGCPhys(PVM pVM, RTGCPHYS GCPhysDst, const void pvSrc, size_t cb, uint32_t fFlags, size_t pcbWritten);
930	VMMR3_INT_DECL(int) PGMR3DbgReadGCPtr(PVM pVM, void pvDst, RTGCPTR GCPtrSrc, size_t cb, uint32_t fFlags, size_t pcbRead);
931	VMMR3_INT_DECL(int) PGMR3DbgWriteGCPtr(PVM pVM, RTGCPTR GCPtrDst, void const pvSrc, size_t cb, uint32_t fFlags, size_t pcbWritten);
932	VMMR3_INT_DECL(int) PGMR3DbgScanPhysical(PVM pVM, RTGCPHYS GCPhys, RTGCPHYS cbRange, RTGCPHYS GCPhysAlign, const uint8_t *pabNeedle, size_t cbNeedle, PRTGCPHYS pGCPhysHit);
933	VMMR3_INT_DECL(int) PGMR3DbgScanVirtual(PVM pVM, PVMCPU pVCpu, RTGCPTR GCPtr, RTGCPTR cbRange, RTGCPTR GCPtrAlign, const uint8_t *pabNeedle, size_t cbNeedle, PRTGCUINTPTR pGCPhysHit);
934	VMMR3_INT_DECL(int) PGMR3DumpHierarchyShw(PVM pVM, uint64_t cr3, uint32_t fFlags, uint64_t u64FirstAddr, uint64_t u64LastAddr, uint32_t cMaxDepth, PCDBGFINFOHLP pHlp);
935	VMMR3_INT_DECL(int) PGMR3DumpHierarchyGst(PVM pVM, uint64_t cr3, uint32_t fFlags, RTGCPTR FirstAddr, RTGCPTR LastAddr, uint32_t cMaxDepth, PCDBGFINFOHLP pHlp);
936
937
938	/** @name Page sharing
939	* @{ */
940	VMMR3DECL(int) PGMR3SharedModuleRegister(PVM pVM, VBOXOSFAMILY enmGuestOS, char pszModuleName, char pszVersion,
941	RTGCPTR GCBaseAddr, uint32_t cbModule,
942	uint32_t cRegions, VMMDEVSHAREDREGIONDESC const *paRegions);
943	VMMR3DECL(int) PGMR3SharedModuleUnregister(PVM pVM, char pszModuleName, char pszVersion,
944	RTGCPTR GCBaseAddr, uint32_t cbModule);
945	VMMR3DECL(int) PGMR3SharedModuleCheckAll(PVM pVM);
946	VMMR3DECL(int) PGMR3SharedModuleGetPageState(PVM pVM, RTGCPTR GCPtrPage, bool pfShared, uint64_t pfPageFlags);
947	/** @} */
948
949	/** @} */
950	#endif /* IN_RING3 */
951
952	RT_C_DECLS_END
953
954	/** @} */
955	#endif
956

Note: See TracBrowser for help on using the repository browser.

Download in other formats:

© 2023 Oracle
Contact – Privacy policy – Terms of Use